



H ZONE




3V3_DIF IS USED BY DIF TO POWER FPGA AND TO PROVIDE REGULATED 2V5 AND 1V2
 DVDD-DIF AND AVDD-DIF ARE NOT USED BY DIF : CON90P PINS ARE ONLY RESERVED


CON90P






J1 SFMH-145-02-L-D-LC







HV PADS ON THE BOTTOM LAYER



8X8 MM PADS ON THE BOTTOM LAYER





OPTIONAL (CAN BE PUT EITHER NEAR J1 OR J3-5)








Project file: smbv5.cpm		SYSTEM: SPCB 16.3	
<EDMS>		PROJECT: ILC-CAL-ECAL SWEAT BOARD v5.0	
CNRS-IN2P3		MODULE: smbv3.lib	Module: 1/4 / Project: 1/4
LABORATOIRE LEPRINCE RINGUET		LAST_MODIFIED=Thu Feb 15 12:23:28 2018	
ECOLE POLYTECHNIQUE		Design by: RC, ML, TS	PCB by: Santec co
91128 PALAISEAU		DATE: 12/2017	

C ZONE



ASSIGNMENT OF CHANNELS ON BUFFERS CAN BE SWAPPED



Project file: smbv5.cpm SYSTEM: SPCB 16.3

<EDMS>

CNRS-IN2P3 LABORATOIRE LEPRINCE RINGUET ECOLE POLYTECHNIQUE 91128 PALAISEAU


PROJECT: ILC-CAL-ECAL SWEAT BOARD v5.0


MODULE: smbv3.lib Sheet: 2/4 Project: 2/4

LAST_MODIFIED=Thu Feb 15 12:29:12 2018

Design by: RC, ML, TS PCB by: Santec co DATE: 12/2017

○ ZONE



Project file: smbv5.cpm		SYSTEM: SPCB 16.3	
<EDMS>		PROJECT: ILC-CAL-ECAL SWEAT BOARD v5.0	
CNRS-IN2P3  LABORATOIRE LEPRINCE RINGUET ECOLE POLYTECHNIQUE 91128 PALAISEAU	MODULE: smbv3-lib	Sheet: 4/4 / Project: 4/4	
	LAST_MODIFIED= Tue Feb 13 13:45:03 2018		DATE: 12/2017
Design by: RC, ML, TS	PCB by: Santec co.		