


# On-going Development of CMOS Pixel Sensors (CPS) and Emerging Fast Timing Perspectives

---


On behalf of IPHC-Strasbourg PICSEL group

- CPS for CBM-MVD experiment: MIMOSIS  
⇒ Road to ILD-VXD
- Long term & fast timing perspectives

$$\sigma_b < 5 \oplus 10/p\beta \sin^{3/2} \theta \text{ } \mu\text{m.}$$



# Reminder: ILC VXD requirements




**Beam background**

**Radiation hardness**  
 $O(100\text{kRad/an})$  &  $O(10^{11})\text{neq/an}$   
**Rad.Tol. devices**

**Read-out speed**  
 $O(1-10 \mu\text{s})$

**Power consumption**  
 $\sim < 50\text{mW/cm}^2$   
**Fast read-out & low Power architectures**

**Physics ( $< \text{Hz/cm}^2$ )**  
**Beam background ( $\sim 5 \text{ hits/BX/cm}^2$  on layer 0)**



**Physics**  
 $\Rightarrow$  Flavour tagging  
 $\Rightarrow$  Low  $p_T$  tracks

**Vertex reconstruction**  
 $\Rightarrow$  granularity  
 $\Rightarrow$  Pitch  $\sim 17 \mu\text{m}$   
 $\Rightarrow$   $(\sigma_{sp} \sim 3 \mu\text{m})$


**Material Budget**  
 $\Rightarrow \sim 0.15\% X_0 / \text{layer}$   
 $\Rightarrow < 1\% X_0$  for the whole VTX  
 $\sim 900 \mu\text{m Si}$   
 $+ \sim 0.14\% X_0$  for the beam pipe

**Low material detectors & supports structures**

**Cooling**  
**Stiffness / Alignment**


**Challenge : meet the requirements all together**

# Evolving CPS



ULTIMATE

STAR-PXL



ALPIDE

ALICE-ITS



MIMOSIS

CBM-MVD


PSIRA proposal

ILD-VXD





	STAR-PXL	ALICE-ITS	CBM-MVD	ILD-VXD
Data taking	2014-2016	>2021-2022	>2021	>2030
Technology	AMS-opto 0.35	<b>0.18 <math>\mu\text{m}</math></b>	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$ (conservative) < 0.18 $\mu\text{m}$ ?
	4M	HR, $V_{\text{bias}} \sim -6\text{V}$ Deep P-well	HR, Deep P-well	?
Architecture	Rolling shutter + sparsification + binary output	<b>Asynchronous r.o. In pixel discri.</b>	Asynchronous r.o. In pixel discri.	Asynchronous r.o. (conservative)
Pitch ( $\mu\text{m}^2$ ) / Sp. Res.	20.7 x 20.7 / 3.7	27 x 29 / 5	22 x 33 / <5	$\sim 22$ / $\sim 4$
Time resolution ( $\mu\text{s}$ )	$\sim 185$	<b>5-10</b>	5	<b>1 - 4</b>
Data Flow		$\sim 10^6$ part/cm <sup>2</sup> /s Peak data rate $\sim 0.9$ Gbits/s	peak hit rate @ $7 \times 10^5$ /mm <sup>2</sup> /s <b>&gt;2 Gbits/s output (20 inside chip)</b>	$\sim 375$ Gbits/s (instantaneous)
Radiation	O(50 kRad)/year	$2 \times 10^{12}$ n <sub>eq</sub> /cm <sup>2</sup> 300 kRad	<b><math>3 \times 10^{13}</math> n<sub>eq</sub>/cm<sup>2</sup>/yr &amp; 3 MRad/yr</b>	O(100 kRad)/year & O( $1 \times 10^{11}$ n <sub>eq</sub> (1MeV)) /yr
Power (mW/cm <sup>2</sup> )	< 150 mW/cm <sup>2</sup>	<b>&lt; 35 mW/cm<sup>2</sup></b>	< 200 mW/cm <sup>2</sup>	$\sim 50$ mW/cm <sup>2</sup>
Surface	2 layers, 400 sensors, 360x10 <sup>6</sup> pixels 0.15 m <sup>2</sup>	7 layers, 25x10 <sup>3</sup> sensors <b>&gt; 10 m<sup>2</sup></b>	4 stations Fixed target	3 double layers 10 <sup>3</sup> sensors (4cm <sup>2</sup> ) 10 <sup>9</sup> pixels $\sim 0.33$ m <sup>2</sup>
Mat. Budget	$\sim 0.39$ % X <sub>0</sub> (1st layer)	$\sim 0.3\%$ X <sub>0</sub> / layer		$\sim 0.15$ -0.2 % X <sub>0</sub> / layer
Remarks	1 <sup>st</sup> CPS in colliding exp.	(with CERN)	Vacuum operation Elastic buffer	Evolving requirements

# CBM-MVD




Joachim Stroth | 56th Winter Meeting on Nuclear Physics | Bormio (Italy)




Michal Koziel | deutsche physikalische gesellschaft 2017 | Münster (Germany)

Au/Au 10 AGeV 100kHz

## Non uniform hit density in time and space



A




Data load distribution in most occupied sensor  
(number of 16 bits words during 5  $\mu$ s)

4


# MIMOSIS architecture

Matrix dimension: 1024 (col.) x 504 (row)  
 Pixel dimension: 26.88  $\mu\text{m}$  (height) x 30.24  $\mu\text{m}$  (width)  
 2 kind of pixels: AC and DC coupled  
 Priority encoder  
 Integration time: 5  $\mu\text{s}$



# MIMOSIS architecture

Matrix dimension: 1024 (col.) x 504 (row)  
 Pixel dimension: 26.88  $\mu\text{m}$  (height) x 30.24  $\mu\text{m}$  (width)  
 2 kind of pixels: AC and DC coupled  
 Integration time: 5  $\mu\text{s}$



- **To sustain high local hit ratio:**




- Pixel matrix divided into 64 regions
- 4 regions are grouped to make a super region

- **To absorb data fluctuation:**

- 1 Elastic buffer can store 9 maximal frames
- Write speed = 4 x read speed
- Use quite moment to read remaining data




# MIMOSIS roadmap

- 4 prototypes:
- MIMOSIS-0: = 2 regions
  - Back from foundry
  - Test in progress (2018)
  - Test pixel Radiation hardness and priority encoder frequency
    - Radiation hardness design (SEU)
    - Testability
- MIMOSIS-1: 1st prototype of complete sensor
  - (end 2018)
- MIMOSIS-2:
  - (end 2019)
- MIMOSIS-3: final pre-production sensor
  - (~2020)



⇒ architecture adaptable to a fast sensor for an ILC vertex detector

# MIMOSIS-0: test setup




- Test setup developed by IKF (Frankfurt) with support of IPHC
  - PXI acquisition setup
  - Started in spring 2018
- Goals
  - Architecture validation
  - JTAG software validation
  - Measure pixel to pixel dispersion through charge injection at the pixel diode level



# MIMOSIS-0 tests : Very Preliminary results

- Threshold scans with charge injection at the pixel diode level





Pixel to pixel dispersion  $\sim < O(15-20 e^-)$   
(Very preliminary, not optimized yet)

$e^-$  →

Block	Test
JTAG registers	Write/read on all
DACs	Transfer function / Linearity
Sequencer	Working up to 70 MHz (nominal 20 MHz)
Priority encoder	Working at 20 MHz → higher frequency planned
Pixel Masking and pulsing	OK
Charge injection scan on pixels	In progress
Analogue pixels test	Circuit edit (pad issue) in progress
Irradiation ionizing and non-ionizing	Planned soon

Threshold dispersion vs column  $\sim < O(10 e^-)$



Threshold dispersion vs row  $\sim < O(5 e^-)$

# Extension of MIMOSIS to ILC vertexing and tracking

## Conservative approach


- Minimize changes w.r.t. MIMOSIS
  - Keep TJ 0.18  $\mu\text{m}$  technology & a similar architecture
- 2 sub-systems targeted
  - Vertex detector & Silicon inner trackers (SIT @ ILD)
- Performances targeted
  - 22x22  $\mu\text{m}^2 \sim 20\%$  better spatial resolution (vertexing)
  - Read-out time: 2-4  $\mu\text{s}$  (ILD-VXD) and 1  $\mu\text{s}$  (ILD-SIT)
  - Faster = higher Power consumption

⇒ PSIRA

## Expected Performances

- $\sigma_{\text{sp}} \sim 4 \mu\text{m} \Rightarrow$  Use double sided  $\Rightarrow \sigma_{\text{sp}} \sim 2.8 \mu\text{m}$
- Signal peaking time  $\sim 2 \mu\text{s}$
- Single pixel address read-out = 50 ns
  - (with 20 MHz clock)
- Sustainable occupancy ( $\sim 5$  pixels/hits)
  - $\sim 4$  hits/region/ $\mu\text{s} \sim 100$  hits/ $\text{cm}^2/\mu\text{s}$

⇒ Finalize CPS  $\sim 2025$




- Elementary read-out region:
  - 8 pairs of columns (512 rows)
  - Pitch 22 x 22  $\mu\text{m}^2 \Rightarrow$  region  $\sim 4 \text{ mm}^2$
- Can one reach : Pitch  $\sim 18 \times 18 \mu\text{m}$  ( $\sigma_{\text{sp}} \sim 3 \mu\text{m}$ ) & r.o.time  $\sim 2\text{-}4 \mu\text{s}$  ?
  - Doable with smaller feature sizes


⇒ PSIRA architecture already reaching 4-8 BX read-out time  
 ⇒ Power vs read-out speed compromise  
 ⇒ Avoiding power pulsing possible

# Long term: CMOS is an evolving technology


## Classical CMOS



## State of the art (ALPIDE & MIMOSIS)



## HV-CMOS



- ~100 V
- High capa
- High Power
- Full depletion
- Radiation hadness
- ⇒ Not suited for ILC

Monolithic Pixel Developments - T. Kugathasan - ACES 2018 - CERN - 25/04/2018

- Explore smaller feature sizes 180 nm ⇒ 110 nm or even 65 nm.


### – Motivations

- Smaller pixel dimensions & faster read-out
- Reduced power consumption

⇒ Smaller feature size offers opportunities to get closer to ILC bunch tagging

- Emerging fast timing perspectives

### – New option (TJ) : planar n-implant





⇒ Explored by U.Bonn & CERN: MALTA (for ATLAS)

- Full depletion
- Low capacitance ⇒ low power



W. Snoeys et al.

# MALTA for ATLAS (CERN & U.Bonn)



- MALTA Large scale demonstrator
  - Chip for ATLAS outer pixel layers
  - New architecture (novel asynchronous r.o.)
  - Timing  $\sim 25$  ns
  - High hit rate capabilities (w.r.t. ALPIDE)
  - while preserving a moderate power consumption
    - Analog power dominates  $\sim < 75$  mW/cm<sup>2</sup> (with a pitch  $36.4 \times 36.4 \mu\text{m}^2$ )
    - $\Rightarrow$  going to  $22 \times 22 \mu\text{m}^2 \Rightarrow$  factor  $\sim 3$  in pixel density
    - Characterization in progress
    - Promising results



- <sup>55</sup>Fe tests:



$\Rightarrow$  Less charge sharing  
 $\Rightarrow$  Uniform signal rising time

# Charge collection Diffusion vs Drift

- Resolution governed by
  - Pitch
  - S/N & Collecting diode
  - Charge sharing
  - epi. thickness, resistivity, etc.
  - Signal encoding (binary or ADC)
- Drift reduces charge sharing
  - ⇒ Reduces cluster size
  - ⇒ degrades resolution
  - ⇒ Improve S/N in seed
  - ⇒ Better Radiation hardness
  - ⇒ Faster charge collection time (<10 ns)




# Summary

---


- State of the art architecture (MIMOSIS & ALPIDE)
  - offers already an attractive trade off in the parameter space for ILC
    - Pitch 22x22  $\mu\text{m}$   $\Rightarrow$   $\sigma_{\text{sp}} \sim 4 \mu\text{m}$   $\Rightarrow$  Use double sided  $\Rightarrow$   $\sigma_{\text{sp}} \sim 2.8 \mu\text{m}$
    - Read-out time  $\sim 2\text{-}4 \mu\text{s}$
    - Power  $\sim < 50 \text{ mW/cm}^2$  without Power pulsing
  - MIMOSIS-0 tests has begun
- CPS is entering into the below  $\mu\text{s}$  read out time era
  - Continuous technology progress
    - Smaller feature sizes, deep implant, etc.
    - Imaging industry  $\Rightarrow$  cost effective
  - R&D and new design ideas coming from LHC, etc.
    - MALTA could be a breakthrough: Fast and low power cons.
- However
  - Optimization for each application mandatory
  - Integration is still the ugly duckling of VXD R&D.

# Back-up

---



# Read-out strategies vs resolution/occupancy



Power	Time resolution	Spatial resolution	Advantages	Caveats
Fine pixels (e.g. FPCCD)				
Low	1 complete train	~ 1 μm	Spatial Resolution Hit separation Beam background tagging capabilities ? (cluster shapes)	⇒x16 #pixels to read-out in 200ms ⇒No time stamping ⇒Occupancy issues ?
In pixel circuitry to store hits with time stamping (e.g. chronopixels, SOI)				
Low	Single or few bunches (>~ 0.5 μs)	>~ 5 μm	Hit time stamping Well suited to outer layers	⇒BX time stamping storage in conflict with granularity
Continuous read-out during train (e.g. DEPFET, CMOS): rolling shutter or priority encoding.				
High	Few to 10s bunches (5-50 μs)	~ 3 μm	Time & spatial resolution compromise	Power cycling mandatory ? ⇒F(Lorentz) ~ 10 <sup>5</sup> grams ⇒Distribute 100s Amps shortly before train ⇒heat cycles the ladders.



⇒ Figures may evolve significantly with R&D and access to new technologies e.g. feature size ⇒Power, read-out speed, granularity, etc.  
 ⇒Different options / room for mixed strategies ? e.g. double sided ladders: 1-fast / 1-precise



# BEAST (beam commissioning)



- Motivation
  - Machine commissioning and beam parameters optimization
  - Check rad. safety for VXD
- Beast II installed in the VXD volume
  - 4 PXD Modules DEPFET
  - PLUME ladders
  - Other radiation monitors





First collisions: March 2018 (until June/July 2018, int. lumi.  $\sim 20 \text{ fb}^{-1}$ )

# PSIRA for Pixelated SIT

## Concept

- 2 double-sided layers
  - Improved spatial resolution & track seeding
- Baseline:
  - $\sigma_{R,\phi,Z} = 5 \mu\text{m}$
  - $\Delta t = 1 \mu\text{s}$



## Expected occupancies


- Beam background  $\sim 10^{-2}$  hits/cm<sup>2</sup>/μs
  - Negligible impact on r.o. time
- Physics hits
  - e.g.: If 5 hits/region/μs  $\Rightarrow \sim 750$  ns to read it.
  - This actually governs the minimal read-out time !
  - Monte-Carlo input needed
- Data stored in buffers on the chip and transferred inbetween trains

## Accelerating read-out speed ? (below 1μs)

- At the expense of Power consumption
  - Needs shrinking peaking time  $2\mu\text{s} \Rightarrow \sim 300$  ns
  - x 5 Power consumption ( $8 \text{ mW/cm}^2 \Rightarrow 40 \text{ mW/cm}^2$ )

## Potential improvements

- Clock freq.  $20 \text{ MHz} \Rightarrow 40 \text{ MHz} \Rightarrow 25 \text{ ns}$  pixel read-out
- Priority encoder architecture




# Typical occupancy rate (layer 1, with DBD rates)

Pixel pitch	$\sigma_{sp}$	Read-out Time / time resolution	Assumed average cluster multiplicity	Lumi Mode (bunch Per train)	BX time spacing	$\sqrt{s}$	Assumed Expected Background	Expected background with safety factor 5	Occupancy	remarks
( $\mu\text{m} \times \mu\text{m}$ )	$\mu\text{m}$	( $\mu\text{s}$ )	# pixels	B/train	ns	GeV	#hits/cm <sup>2</sup> /BX		w.o./w safety	
17x17	~3	50	5	Baseline (1312)	554	500	6	30	$8 \times 10^{-3} / 4 \times 10^{-2}$	DBD
17x17	~3	50	5	Upgrade (2625)	<b>366</b>	500	6	30	$1 \times 10^{-2} / 6 \times 10^{-2}$	Lumi upgrade
17x17	~3	50	5	1312	554	<b>250</b>	<b>3</b>	<b>15</b>	$4 \times 10^{-3} / 2 \times 10^{-2}$	250 GeV
17x17	~3	50	5	2500	366	<b>1000</b>	<b>10</b>	<b>50</b>	$2 \times 10^{-2} / 1 \times 10^{-1}$	1 TeV
17x17	~3	<b>25</b>	5	Baseline (1312)	554	500	6	30	$4 \times 10^{-3} / 2 \times 10^{-2}$	DBD X 2 faster
22 x 22	<b>~4</b>	4	5	Baseline (1312)	554	500	6	30	$1.5 \times 10^{-3} / 8 \times 10^{-3}$	Async. Read-out
25 x 25	<b>~5</b>	<b>1BX</b>	<b>3</b>	Baseline (1312)	554	500	6	30	$1 \times 10^{-4} / 5 \times 10^{-4}$	Bunch stamping
5 x 5	<b>~1</b>	<b>1 train</b>	<b>6</b>	Baseline (1312)	554	500	6	30	$1 \times 10^{-2} / 6 \times 10^{-2}$	Fine pixel BB tagging

$$\text{Occupancy} = (\# \text{hits/cm}^2/\text{BX}) \times \langle \text{mult} \rangle \times (\text{pitch})^2 \times (\text{r.o.time}) / (\text{BXtime}) \times \text{safety}$$

5 part/cm<sup>2</sup>/BX  $\Rightarrow$  17x17  $\mu\text{m}^2$  pitch, cluster mult.  $\sim$ 5, 50  $\mu\text{s}$  read-out time @ 0.5TeV on Layer 1  $\Rightarrow$   **$\sim$  1 %**

# ILD dimensions



Barrel system						
System	R(in)	R(out)	z	comments		
			/mm			
VTX	16	60	125	3 double layers	Silicon pixel sensors,	
				layer 1:	layer 2:	layer 3-6
				$\sigma < 3\mu\text{m}$	$\sigma < 6\mu\text{m}$	$\sigma < 4\mu\text{m}$
Silicon				2 silicon strip	$\sigma = 7\mu\text{m}$	
- SIT	153	300	644	layers		
- SET	1811		2300	2 silicon strip	$\sigma = 7\mu\text{m}$	
				layers		
- TPC	330	1808	2350	MPGD readout	$1 \times 6\text{mm}^2$ pads	$\sigma = 60\mu\text{m}$ at zero drift
ECAL	1843	2028	2350	W absorber	SIECAL	30 Silicon sensor layers, $5 \times 5 \text{mm}^2$ cells
					EcECAL	30 Scintillator layers, $5 \times 45 \text{mm}^2$ strips
HCAL	2058	3410	2350	Fe absorber	AHCAL	48 Scintillator layers, $3 \times 3 \text{cm}^2$ cells
					SDHCAL	48 Gas RPC layers, $1 \times 1 \text{cm}^2$ cells
Coil	3440	4400	3950	3.5 T field	$2\lambda$	
Muon	4450	7755	280	14 scintillator layers		

SIT characteristics (current baseline = false double-sided Si microstrips)

Geometry			Characteristics		Material
R[mm]	Z[mm]	cos $\theta$	Resolution R- $\phi$ [ $\mu\text{m}$ ]	Time [ns]	RL[%]
153	368	0.910	R: $\sigma=7.0$ ,	307.7 (153.8)	0.65
300	644	0.902	z: $\sigma=50.0$	$\sigma=80.0$	0.65

SET characteristics (current baseline = false double-sided Si microstrips)

Geometry			Characteristics		Material
R[mm]	Z[mm]	cos $\theta$	Resolution R- $\phi$ [ $\mu\text{m}$ ]	Time [ns]	RL[%]
1811	2350	0.789	R: $\sigma=7.0$ ,	307.7 (153.8)	0.65

ETD characteristics (current baseline = single-sided Si micro-strips, same as SET ones)

Geometry			Characteristics		Material
R[mm]	Z[mm]	cos $\theta$	Resolution R- $\phi$ [ $\mu\text{m}$ ]		RL[%]
419.3-1822.7	2420	0.985-0.799	x: $\sigma=7.0$		0.65

FTD characteristics (design baseline: pixels for two inner disks, microstrips for outer)

Geometry			Characteristics		Material
R[mm]	Z[mm]	cos $\theta$	Resolution R- $\phi$ [ $\mu\text{m}$ ]		RL[%]
39-164	220	0.985-0.802	$\sigma=3-6$		0.25-0.5
49.6-164	371.3	0.991-0.914			0.25-0.5
70.1-308	644.9	0.994-0.902			0.65
100.3-309	1046.1	0.994-0.959	$\sigma=7.0$		0.65
130.4-309	1447.3	0.995-0.998			0.65
160.5-309	1848.5	0.996-0.986			0.65
190.5-309	2250	0.996-0.990			0.65