
Inter-calibration slope and dLY


21.08.2018

AHCAL analysis workshop at Tokyo Yuji Sudo (DESY)


HG vs LG

after pedestal subtraction fitting range 30 < LG < 100 total amount of charge in a chip < 60000 ADC (HG) at least 5 points in the fitting range






IC factor dLY and slope




IC factor dLY vs Slope




ratio of IC factor IC_{dLY}/IC_{slope}

histo_ratio_dly_ov_slope



IC factor dLY and slope $0.9 < IC_{dLY}/Ic_{slope} < 1.1$



IC factor extracted by dLY and slope

- 1. fill IC value extracted by dLY within mean +/- 3*rms of IC histogram of dLY on p.6
- 2. fill IC value extracted by slope within mean +/- 3*rms of IC histogram of slope on p.6 if a IC value is not filled by first step.

