

Temperature Compensation and HG/LG Inter-Calibration

24.08.2018

AHCAL Analysis Workshop at Tokyo

Yuji Sudo (DESY)



AIDA²⁰²⁰




Motivation of Temperature Compensation

- SiPM gain depends on temperature. Because breakdown voltage depends on temperature.
(large quenching resistor)
- We want to keep gain (V_{ov}) same as a value at reference point.
Adjust bias voltage against temperature shift.

$$V_{ov} = V_{bias} - V_{break\ down}$$

→ temperature compensation by automatic HV adjustment


- $dMIP/dV$ is $\sim 1.1\%/DAC$
- $dGain/dV$ of MPPC is $\sim 0.6\%/DAC$



HV adjust vs Temperature


- 28th of June – 4th of July 2018
- There are over-lap of 0.2 degree C due to a hysteresis for stabilization at border

gra_hv_temp




HV adjust value and Temperature vs Time

lda0_port1_module2




Gain and Temperature vs Time

lda0_port1_module2_chip512_chn0




LED V dependence on Gain?

lda0_port1_module2_chip512_chn5



ADC Spectrum Chip 512, Channel 5, V# 60994mV
calib




- Is there LED V (total amount of charge) dependence of Gain?
- same trend on many channels
- SPS looks O.K. for the first and the last measurement of point.

Summary 1

- Automatic HV adjustment on power board successfully works for the temperature compensation.
- There is a trend that gain is decreasing while LED V (total amount of charge in a chip) is increasing.
- Is there LED V (total amount of charge) dependence of Gain?

HG/LG Inter-Calibration



- SPIROC2B has 2 signal output lines. High Gain and Low Gain
- **HG -- small deposited energy hits**
- **LG -- large deposited energy hits**
- In principle, IC factor is constant and depends on ratio of capacitors because of the circuit design. (IC ~20 June 2018)
- In the real world, IC factor is different for each channel
→ IC for HG-LG is important
- After inter-calibration, HG and LG output should be connected smoothly

Methods to extract IC factor

LED runs

- slope of HG_ADC vs LG_ADC
- $\Delta \text{HG_ADC} / \Delta \text{LG_ADC}$



need more investigation

Beam runs

- Muon Run with IC mode (HG/LG)
Pedestal shift with hit-bit?
- shower data – connect HG LG spectrum
LG Pedestal is required

Muon Run with IC mode (HG/LG)

Pedestal shift with hit-bit?



IC factor from LED runs

dHG_ADC/dLG_ADC

$$\Delta \text{Ligit yield} * HG_Gain = (HG_ADC_{i+1} - HG_ADC_i)$$



$$\Delta \text{Ligit yield} * LG_Gain = (LG_ADC_{i+1} - LG_ADC_i)$$

$$IC = HG_Gain/LG_Gain = (HG_ADC_{i+1} - HG_ADC_i)/(LG_ADC_{i+1} - LG_ADC_i)$$

constraints


- $HG_ADC_i > HG_ADC_0$
- HG_ADC_i and $LG_ADC_{i+1} > 10$
- HG_ADC_i and $HG_ADC_{i+1} < 1500$
- $30 < LG_ADC_{i+1} - LG_ADC_{ped} < 100$
- total amount of charge in a chip < 60000
- $HG_ADC_{i+1} - HG_ADC_i > 100$
- $HG_RMS_{i+1} - HG_RMS_i > 0$
- $LG_RMS_{i+1} - LG_RMS_i > 0$

LED Run May and June 2018 LG1200



Comparing IC factor of June and May 2018

after reject outliers: range of plots is mean ± 3 xRMS of IC histogram



RMS of IC_{June}/IC_{May} is 2.3%

Slope of HG vs LG


after pedestal subtraction

fitting range $30 < LG < 100$


total amount of charge in a chip < 60000 ADC (HG)

at least 5 points in the fitting range


graph_IC_module1_chip0_chn0




graph_IC_module1_chip0_chn5




graph_IC_module1_chip3_chn35



graph_IC_module1_chip7_chn29




Slope of HG vs LG




IC factor dLY vs Slope and IC_{dLY}/IC_{slope}

dLY vs Slope




IC_{dLY}/IC_{slope}
histo_ratio_dly_ov_slope




- Mean of IC_{dLY}/IC_{slope} 1.014 \rightarrow 1.4% systematic shift
- RMS = 0.022

IC factor dLY vs Slope and IC_{dLY}/IC_{slope}

IC_{dLY}/IC_{slope}
random combination
histo_ratio_dly_ov_slope



IC_{dLY}/IC_{slope}
correct channel combination
histo_ratio_dly_ov_slope




- RMS of IC_{dLY}/IC_{slope} with random combination $\sim 6\%$
- channel by channel variation $\sim 6\%$


IC factor dLY and slope

$$0.9 < IC_{dLY}/IC_{slope} < 1.1$$

histo_ic_matched_dly




histo_ic_matched_slope



IC factor extracted by dLY and slope

1. fill IC value extracted by dLY within mean $\pm 3 \times \text{rms}$ of IC histogram of dLY on p.18
2. fill IC value extracted by slope within mean $\pm 3 \times \text{rms}$ of IC histogram of slope on p.18 if a IC value is not filled by first step.



Summary 2

- no significant difference between slope and dLY methods
- channel by channel variation ~6%
- IC factor is extracted for 17665 channels by 2 methods

to do

- apply precise correction for slope
- Cleanup macros and adapt to latest softwares
- Documentation in confluence

need more investigation

Beam runs

- Muon Run with IC mode (HG/LG)
Pedestal shift with hit-bit?
- shower data – connect HG LG spectrum
LG Pedestal is required

Changes of Database

May 2018

- ahc2_ModuleConnection_180822 (38 layers)
- ahc2_ModuleLocationReference_180822 (38 layers)
- ahc2_HardwareConnection_180822 (38 layers)

June 2018

- ahc2_Intercalibration_180823

first IC factor w/o correction

module1-41: values from TB June 2018

module42: default value will be applied

module43-54: tail-catcher, values from TB July 2016

default value: 19.22

- ahc2_SaturationParameters_180822

MPPC 1.3x1.3 mm²: 2934 (Npix*1.1)

2.0x2.0mm²: 7040 (Npix*1.1)


SensL : 1300 (Aug. 2015 SPS)

backup

HV adjust value and Temperature vs Time

time in unixtime, red dots in front


lda0_port1_module2



HV adjust value and Temperature vs Time

time in date, red dots in front


lda0_port1_module2



HV adjust value and Temperature vs Time

time in unixtime, blue dots in front

lda0_port1_module2



HV adjust value and Temperature vs Time

time in date, blue dots in front

lda0_port1_module2

