

# HG/LG Inter-Calibration and Gain Stability

12.12.2018

AHCAL Main Meeting at DESY


Yuji Sudo (DESY)



**AIDA**<sup>2020</sup>



# HG/LG Inter-Calibration



- SPIROC2B/2E has 2 signal output lines. High Gain and Low Gain  
**HG** -- small deposited energy hits  
**LG** -- large deposited energy hits
- In principle, IC factor is constant and just depends on ratio of capacitors. (IC ~20 for TB 2018)
- But IC factor is different for each channel due to an uneven quality of capacitance and parasitic capacitance.  
→ measurement is important
- After inter-calibration, HG and LG output of hit energy should be connected smoothly

# Methods to extract IC factor

## LED runs

- slope of HG\_ADC vs LG\_ADC
- $\Delta \text{HG\_ADC} / \Delta \text{LG\_ADC}$

## Challenges

- Pedestal shift
- linear range selection
- IC factor extraction with beam runs

# IC factor from LED runs

## $dHG\_ADC/dLG\_ADC$

- Small LED V step is required to cancel out or reduce impact of pedestal shift.

$$\Delta\text{Light yield} * \text{HG} = (\text{HG\_ADC}_{i+1} - \text{HG\_ADC}_i)$$


$$\Delta\text{Light yield} * \text{LG} = (\text{LG\_ADC}_{i+1} - \text{LG\_ADC}_i)$$

$$\text{IC} = \text{HG}/\text{LG} = (\text{HG\_ADC}_{i+1} - \text{HG\_ADC}_i)/(\text{LG\_ADC}_{i+1} - \text{LG\_ADC}_i)$$

graph\_IC\_module1\_chip3\_chn35

### constraints


- reasonably large signal
- $\text{HG\_ADC}_{i+1} - \text{HG\_ADC}_i > 100$
- $30 < \text{LG\_ADC}_{i+1} - \text{LG\_ADC}_{\text{ped}} < 100$
- **total amount of charge in a chip < 60000**



# LED Run May and June 2018 LG1200

histo\_icall

histo_icall	
Entries	1729
Mean	19.58
RMS	0.7756




1729 out of 21888

5 sets of LED run for IC  
(10+1 runs)

Average of slopes and  
memory cells per channel

histo\_ichcal

histo_ichcal	
Entries	13427
Mean	19.46
RMS	0.6713




13427 out of 21888

101+1 runs

Channel-to-channel spread 3.5-4%

# Comparing IC factor of June and May 2018

after reject outliers: range of plots is mean  $\pm$  3xRMS of IC histogram




RMS of  $IC_{June}/IC_{May}$  is 2.3%, mean is  $1.001 \pm 0.0006$


# Slope of HG vs LG

- after pedestal subtraction
- fitting range  $30 < LG < 100$
- total amount of charge in a chip  $< 60000$  ADC (HG)
- at least 5 points in the fitting range


graph\_IC\_module1\_chip0\_chn0




graph\_IC\_module1\_chip0\_chn5




graph\_IC\_module1\_chip3\_chn35



graph\_IC\_module1\_chip7\_chn29




# Slope of HG vs LG






# IC factor dLY vs Slope and $IC_{dLY}/IC_{slope}$

## dLY vs Slope




## $IC_{dLY}/IC_{slope}$ histo\_ratio\_dly\_ov\_slope



- Mean of  $IC_{dLY}/IC_{slope}$  1.014  $\rightarrow$  1.4% systematic shift
- RMS = 0.022



# IC factor extracted by dLY and slope

1. fill IC values extracted by dLY within mean  $\pm 3 \times \text{rms}$  of IC histogram of dLY
2. fill IC values extracted by slope within mean  $\pm 3 \times \text{rms}$  of IC histogram of slope, if the IC values are not filled by first step.



# Muon Run with IC mode (HG/LG)

## Pedestal shift with hit?



AT run is not available to extract the IC factor due to a pedestal shift.  
But this information is useful to correct the low gain pedestal.

- IC factor is obtained from LED runs (ETIC)

$$\rightarrow \text{Pedestal\_LG} = (\text{Peak\_LG with hit}) - (\text{expected MIP\_LG})$$

$$(\text{expected MIP\_LG}) = \text{MIP\_HG}/F_{IC}$$


# Gain Stability During TB

# HV Adjustment


## HV Adjust Value and Temperature vs Time

- Automatic HV adjustment on power board successfully works for Vop correction against temperature changes.
- Routinely running for TB in 2018

gra\_hv\_temp\_lda0\_port1\_module2



lda0\_port1\_module2




# Gain Stability


## Gain and Temperature vs Time

- Gain of MPPCs are successfully stabilized by automatic HV adjustment
- Dispersion of gain is within a precision of gain extraction by multi Gaussian fitting (<1%)

lda0\_port1\_module2\_chip512\_chn0



histo\_gain\_chip512\_chn0




# Gain Stability

## Gain and Temperature vs Time

- short and long LED runs: June and October 2018

lda0\_port1\_module2\_chip512\_chn0



# Summary

- HG/LG IC factor  $\sim 19.2$
- Mean of  $IC_{\text{June}}/IC_{\text{May}} = 1$ , RMS  $\sim 2.3\%$
- no significant difference between slope and dLY methods
- IC factor is extracted for 17665 channels by 2 methods
  
- Automatic adjustment of common bias voltage to compensate for temperature changes  $\rightarrow$  stable gain within less than  $\pm 1\%$

To do


- apply higher order correction for slope



# Backup

# Gain Stability

Ida0\_port1\_module2\_chip517\_chn0



CA

☑

☑

30.06.2018 15:51

Naoki, Lorenz, Katja, Jiri

LED run

Run#	particle	ROCs	events	note	power	comment
61245	LED	2000	-	x=--, y=--	noPP	LED pedestal
61246	LED	2000	-	x=--, y=--	noPP	LED V=5400mV
61247	LED	2000	-	x=--, y=--	noPP	LED V=5700mV, HV adjustment just executed for this run
61248	LED	2000	-	x=--, y=--	noPP	LED V=6000mV
61249	LED	~20	-	x=--, y=--	noPP	LED pedestal

# Temperature Compensation for MPPC

- MPPC gain depends on temperature. Because breakdown voltage depends on temperature.



$$\text{Gain} \propto V_{\text{ov}}$$

$$V_{\text{ov}} = V_{\text{bias}} - V_{\text{break down}}$$

complete discussion of temperature dependence on gain by HPK.  
[https://hub.hamamatsu.com/sp/hc/resources/Temperature\\_Gain\\_SiPM.pdf](https://hub.hamamatsu.com/sp/hc/resources/Temperature_Gain_SiPM.pdf)

- We want to keep  $V_{\text{ov}}$  same as a value at a reference point. Adjust bias voltage against temperature changes.  
 → Automatic HV adjustment


- HPK S13360-1325
- dMIP/dV is  $\sim 1.1\%/DAC$  (1 DAC  $\sim 37\text{mV}$ )



# HV adjust vs Temperature


- 28th of June – 4th of July 2018
- There are over-lap of 0.2 degree C due to a hysteresis for stabilization around borders of temperature

gra\_hv\_temp




# HV adjust value and Temperature vs Time

Ida0\_port1\_module2



# Gain and Temperature vs Time

lda0\_port1\_module2\_chip512\_chn0




- Automatic HV adjustment on power board successfully works for the temperature compensation.
- Automatic HV adjustment is included in DAQ chain for TB in 2018.

# LED V dependence on Gain?

lda0\_port1\_module2\_chip512\_chn5

ADC Spectrum Chip 512, Channel 5, V# 60994mV  
calib



- Is there LED V (total amount of charge) dependence of Gain?
- same trend on many channels
- SPS looks O.K. for the first and the last measurement of point.

peak has a tail on lower side

→ later peaks affected by after pulsing

→ dependence on number of peaks

→ Systematic shift caused by a fitting method?

# IC factor from LED runs

## $dHG\_ADC/dLG\_ADC$


$$\Delta \text{Light yield} * HG = (HG\_ADC_{i+1} - HG\_ADC_i)$$

$$\Delta \text{Light yield} * LG = (LG\_ADC_{i+1} - LG\_ADC_i)$$

$$IC = HG/LG = (HG\_ADC_{i+1} - HG\_ADC_i)/(LG\_ADC_{i+1} - LG\_ADC_i)$$

constraints

- $HG\_ADC_i > HG\_ADC_{ped}$
- $HG\_ADC_i$  and  $HG\_ADC_{i+1} > 10$
- $HG\_ADC_i$  and  $HG\_ADC_{i+1} < 1500$
- $30 < LG\_ADC_{i+1} - LG\_ADC_{ped} < 100$
- total amount of charge in a chip  $< 60000$
- $HG\_ADC_{i+1} - HG\_ADC_i > 100$
- $HG\_RMS_{i+1} - HG\_RMS_i > 0$
- $LG\_RMS_{i+1} - LG\_RMS_i > 0$







# IC factor dLY and slope

$$0.9 < IC_{dLY}/IC_{slope} < 1.1$$

histo\_ic\_matched\_dly




histo\_ic\_matched\_slope




# IC factor dLY vs Slope and $IC_{dLY}/IC_{slope}$

$IC_{dLY}/IC_{slope}$   
random combination  
histo\_ratio\_dly\_ov\_slope



$IC_{dLY}/IC_{slope}$   
correct channel combination  
histo\_ratio\_dly\_ov\_slope



- RMS of  $IC_{dLY}/IC_{slope}$  with random combination  $\sim 6\%$
- channel by channel variation  $\sim 6\%$