HG/LG Inter-Calibration and LG Pedestal position with Hit 18.12.2018

AHCAL Analysis Workshop at DESY

Yuji Sudo (DESY)










HG/LG Inter-Calibration




- SPIROC2B/2E has 2 signal output lines. High Gain and Low Gain
 HG -- small deposited energy hits
 LG -- large deposited energy hits
- In principle, IC factor is constant
 and just depends on ratio of capacitors. (IC ~20 for TB 2018)
- But IC factor is different for each channel due to an uneven quality of capacitance and parasitic capacitance.

 \rightarrow measurement is important

 After inter-calibration, HG and LG output of hit energy should be connected smoothly ²

Slope of HG vs LG without correction

need to apply higher order correction for slope




histo_ic_slope

IC factor


correction value

• higher order correction for slope




Slope of HG vs LG with correction

apply higher order correction for slope




Slope of HG vs LG with correction




selection

no measured point with a total amount of charge in a chip >60000 in fitting region IC > 15 and get RMS mean \pm 3*RMS

Inter-Calibration Factor



Muon Run with IC mode (HG/LG) Pedestal shift with hit?




AT run is not available to extract the IC factor due to a pedestal shift. But this information is useful to correct the low gain pedestal.

• IC factor is obtained from LED runs (ETIC)

 \rightarrow Pedestal_LG = (Peak_LG with hit) – (expected MIP_LG)


(expected MIP_LG) = MIP_HG/F_{IC}

LG Pedestal Offset for hitbit1



offset = LG_Pedestal_wHit - LG_Pedestal_woHit LG_Pedestal_wHit = LG_MIP_MPV - HG_MIP_MPV/ICfactor

LG Pedestal Offset for hitbit1




Summary

IC factor: higher order correction is applied to IC factor extracted from slope of HG vs LG output

LG pedestal: need to figure out the strange peak on MIP spectrum

Backup



IC factor from LED runs dHG_ADC/dLG_ADC


• Small LED V step is required to cancel out or reduce impact of pedestal shift.

 Δ Light yield * HG = (HG_ADC_{i+1} - HG_ADC_i) Δ Light yield * LG = (LG_ADC_{i+1} - LG_ADC_i)

 $IC = HG/LG = (HG_ADC_{i+1} - HG_ADC_i)/(LG_ADC_{i+1} - LG_ADC_i)$


graph IC module1 chip3 chn35 constraints 2500 reasonably large signal $HG_ADC_{i+1} - HG_ADC_i > 100$ 2000 $30 < LG_{ADC_{i+1}} - LG_{ADC_{ped}} < 100$ dHG ADCi 1500 dLG ADCi total amount of charge 1000 calculate dHG_ADC/dLG_ADC in a chip < 60000 500 for each step 100 150 200

LED Run May and June 2018 LG1200



Comparing IC factor of June and May 2018


after reject outliers: range of plots is mean \pm 3xRMS of IC histogram



RMS of IC_{June}/IC_{May} is 2.3%, mean is 1.001 \pm 0.0006


Slope of HG vs LG


- after pedestal subtraction
- fitting range 30 < LG < 100
- total amount of charge in a chip < 60000 ADC (HG)
- at least 5 points in the fitting range



IC factor dLY vs Slope and IC_{dLY}/IC_{slope}

dLY vs Slope





- Mean of IC_{dLY}/IC_{slope} 1.014 \rightarrow 1.4% systematic shift
- RMS = 0.022

IC factor extracted by dLY and slope

fill IC values extracted by dLY within mean +/- 3*rms of IC histogram of dLY
 fill IC values extracted by slope within mean +/- 3*rms of IC histogram of slope, if the IC values are not filled by first step.

