

## **Testbeam Plans 2019**

**Roman Pöschl** 



## SiW ECAL Groups in CALICE:



CALICE Collaboration Meeting Utrecht/Netherlands – April 2019







### Beam time:

24/6/19 – 7/7/19 at DESY

**Objectives**:

- Comparison of ASU based on BGA and of ASU based on COB Two of each type = 4 ASUs
- Test of new SL-Boards (see Jimmy's talk)
- Validation of FEV13-JP Layers (See Taikan's talk)
- Remark: Long slab studies are going on in lab based on experience on 2018





- FEV-BGA
  - 1 FEV11 completely cabled
  - 2 FEV12 will be cabled until middle of April
- FEV COB
  - 3 FEV COB equipped with ASICs (2 received freshly from CERN Bond Lab)
- 10 SL Boards
- 1 SMBv4 and 1 DIF for check-out of ASUs ("ASU Validation Bench")
- 5 FEV13-JP





- Design of mechanical structure end of March **Done (see later)**
- Fabrication of mechanical structure imminent Time scale ~1 month
  - Mechanical integration of FEVs
- Cabling work 1<sup>st</sup> batch end of March Done
  - 2<sup>nd</sup> batch once mechanical structure is available
- Cabling of PCBs middle of April 75% achieved
- "ASU Validation Bench" ready beginning of April Ongoing (see later)
- Firmware of SL Boards for SC loading and data readout ready end of May Ongoing
  - Milestone achieved beginning of by seamless loading of SC to ASUs
- Gluing of wafers during May in close contact with LPNHE (see later)
- Commissioning of detector in lab end of May beginning of June



4



## **Preparation work – Mechanical Structure**



### Gallas/Thiebault

CALICE Meeting April 2019







![](_page_4_Picture_8.jpeg)

![](_page_5_Picture_0.jpeg)

## **Preparation work – Mechanical Structure Explications**

Agreement at preparation meeting 20/3/19 to host FEV13-JP in => Adaptation of mechanical structure

Layers with **SL-Boards** 

![](_page_5_Picture_4.jpeg)

Gallas/Thiebault

CALICE Meeting April 2019

![](_page_5_Picture_8.jpeg)

### FEV13-JP (require HDMI feed)

 Plans are ready • Fabrication starts 15/4/19

![](_page_6_Picture_0.jpeg)

- 3/4 PCB are available
- Check-out with SMBv4 board and existing DIF boards
  - Issues observed during first tests end of March
    - Problems with slow control loading of COB, problems with data r/o of FEV11
    - Headscratching by Remi, Stephane, Jimmy and Adrian didn't lead to a breakthrough
    - Somewhere a devil sits in the system
- Slows down of commissioning and testing before gluing
- Successes with new SL-Board firmware on SC loading for both types of boards gives however confidence that PCBs are technically ok
- The Check-out system is currently the most critical item
  - This is the one that will go to the museum in July

![](_page_6_Picture_13.jpeg)

![](_page_6_Picture_14.jpeg)

![](_page_7_Picture_0.jpeg)

# **Electronic rack and infrastructure**

![](_page_7_Figure_2.jpeg)

To this adds:

- Boxes for HV Distribution and leakage current monitoring
- Cables for "intrastructure" services (LV, HV, signals)

CALICE Meeting April 2019

![](_page_7_Picture_7.jpeg)

New electronic rack set-up at LAL with help of R.Cornat (LPNHE)

- LV patch panel (LAL Cabling service):
- and 24 for DIFs or SL-boards

![](_page_8_Picture_0.jpeg)

- Agreement on TB Preparation Meeting 20/3/19 to start with 1 16x16 wafer/COB and FEV12
- More can be added if results are satisfactory
- Gluing robot at LPNHE is at our disposal
- Need quickly to decide on schedule for wafer gluing (ideally before Easter)

![](_page_8_Picture_7.jpeg)

9

![](_page_9_Picture_0.jpeg)

- Test beam preparation in full swing
- COB/FEV12 with SL-Board r/o and FEV13-JP
- Material is available
- Infrastructural components about getting ready
  - Fabrication of mechanical structure about to start
  - Cabling work well in progress (patch panel cabling once mechanical structure is available)
- "ASU Validation bench" (using DIF/SMBv4 system) not operational (critical point at the moment)
- Need to settle detailed program and shift plans
- Regular beam test preparation meetings ("local" and project-wide)

![](_page_9_Picture_13.jpeg)

![](_page_10_Picture_0.jpeg)