Simulation studies of material and scintillator non-uniformities

CALICE Collaboration Meeting - Montreal 5.3.2020

Lorenz Emberger Showing Work from Malinda DeSilva







Overview




MAX-PLANCK-INSTITUT FÜR PHYSIK





Misalignment of tiles wrt to SiPM










Misalignment of tiles wrt to SiPM












Misalignment of tiles wrt to SiPM







x=-1.1 mm, y=-0.6 mm










- Misalignment of tiles wrt to SiPM
- Presence of ASICs
- Presence of gaps between tiles







x=-1.1 mm, y=-0.6 mm







- Misalignment of tiles wrt to SiPM
- Presence of ASICs
- Presence of gaps between tiles


Quantify the influence of individual kinds of non-uniformities and combinations:

- Energy range of 50MeV 1.5GeV with copper absorber
- Energy range of 5GeV 80GeV with tungsten absorber




MAX-PLANCK-INSTITUT

FL







PCB layer

Lorenz Emberger



MAX-PLANCK-INS

Basic simulation study without support structures

300 alternating layers of: • 2 mm thick copper absorber • 120 polystyrene scintillators of size 30x30x5 mm3 • 0.7 mm thick PCB layer


20,000 photons simulated covering the 4 central tiles uniformly

Including: Poissonian photon statistics • Range cut: 0.05 mm • Energy cut: 0.3 MeV

Baseline setup \implies implement non uniformities step by step



Implementation of Gaps



Lorenz Emberger




- Gaps caused by manufacturing, wrapping and placement accuracy
- Gaps implemented by setting the energy deposition in the outer area of the tile to zero.
- NOTE: Particles still traverse scintillator material





Implementation of ASICs



Front View

- Scintillator Tiles
- Copper Absorber



ASIC

Side View

ASIC placement with respect to the Tiles

Lorenz Emberger



MAX-PLANCK-INST


300 alternating layers of:

- 2 mm thick copper absorber.
- Polystyrene scintillators of size 30x30x5 mm³.
- 0.7 mm thick PCB layer.
- 2 mm thick Si ASIC of 30x30 mm² area.

ASICS are implemented as Si plates

ASICs are placed 18 cm (center-to-center) apart.

Implementation of Misalignment



- Copper Absorber
- PCB layer

Study impact of single sources of non uniformity and combinations



MAX-PLANCK

300 alternating layers of:


- 2 mm thick copper absorber
- Polystyrene scintillators of size 30x30x5 mm³
- 0.7 mm thick PCB layer
- 2 mm thick Si ASIC of 30x30x2 mm² area

Every tile is mapped to a randomly rotated light yield scan of a tile

After execution of a step in Geant4, scale the energy deposition according to the measured light yield



- **Baseline: Uniform Tile:**
 - A perfectly uniform tile with no positional light yield Ο dependence
 - Light yield throughout the tile is 15 p.e. Ο






Comparison of individual sources of non uniformity






- Baseline: Uniform Tile:
 - A perfectly uniform tile with no positional light yield Ο dependence.
 - Light yield throughout the tile is 15 p.e. Ο





Look at combinations of non uniformities

ECAL with Tungsten Absorber



the Tiles

- PCB layer
- ASIC

Lorenz Emberger



Energy range: 5 GeV to 80 GeV


300 alternating layers of: • 2 mm thick tungsten absorber • 120 polystyrene scintillators of size 30x30x2 mm³ • 0.7 mm thick PCB layer • 1mm or 2mm thick Si ASIC of 30x30 mm² area

2,000 photons simulated covering the 4 central tiles uniformly

Including: Poissonian photon statistics • Range cut: 1 mm • Energy cut: 0.3 MeV




- - dependence
 - Light yield throughout the tile is 15 p.e.





MAX-PLANC










- - dependence
 - Light yield throughout the tile is 15 p.e.







Conclusion

<u>Copper Absorber</u>

Non uniformities in low energy (50MeV - 1.5GeV) applications (DUNE,...) deteriorate the energy resolution:

- ~ 6% from misalignment wrt to SiPM
- ~ 8% from 2mm silicon ASIC
- ~ 9% from 200 um gap between tiles
- ~ 25% combined

<u>Tungsten Absorber</u>


Non uniformities in high energy (5GeV- 80GeV) applications (collider detectors,...) deteriorate the energy resolution:

- ~ 70% from misalignment wrt to SiPM
- ~ 60% from 2mm silicon ASIC
- \sim 110% from 200 um gap between tiles
- ~ up to 300% combined
- Major impact on constant term: 0 for a uniform calorimeter, 4.3% including all studied non uniformities





- **Baseline: Uniform Tile:**
 - A perfectly uniform tile with no positional light yield Ο dependence
 - Light yield throughout the tile is 15 p.e. Ο






MAX-PLAN





- Baseline: Uniform Tile:
 - A perfectly uniform tile with no positional light yield Ο dependence
 - Light yield throughout the tile is 15 p.e. Ο





Comparison of ASICs of different sizes