



Vertex detector R&D status

Akimasa Ishikawa, Marcel Vos, Auguste Besson (and thanks to Marc Winter, Yasuhiro Sugimoto)

- Vertex detector reminder
- Technologies
 - **CCDs**
 - DEPFET
 - 🛛 SOI
 - CMOS
- Summary




Vertex detector technology figure of merit



⇒Keep excellent spatial resolution and push towards better time resolution

⇒Strong synergy between Higgs factories and Heavy ion experiments

September 1st 2020



A.Besson, Université de Strasbourg

September 1st 2020

Requirements revisited ?

• Requirement ~ TDR (2012)	Barrel s	ystem							
-	System	r_{in}	$r_{ m out}$	$z_{ m max}$	techno	logy	comment	S	
 Interim Design Report 			[mm]						
	VTX	16	60	125	silicon	pixel sensors	3 double	•	$r_0 = 16, 37, 58 \text{ mm}$
(IDR) update							$\sigma_{r\phi z} = 3$ $\sigma_t = 2-4$		(layers 1-6)
	SIT	153	303	644	silicon	pixel sensors	2 double	-	r = 155, 301 mm
• New beambackground studies							$\sigma_{r\phi,z} = 5$ $\sigma_t = 0.5$ -		(layers 1-4)
✓ (0 \sqrt{s} = 250 GeV)							_	_	
	TPC	329	1770 1427 ^s	2350			220 (<i>163</i> [°]	ó	$\sigma_{r\phi} pprox$ 60-100 μm
			1427				$1 \times 6 \text{ mm}$	i pads	
ILD_15_v05 hits/BX hits/BX/cm ²	SET	1773	1776	2300	silicon	strip sensors	1 double	2	r = 1774 mm
$mean \pm RMS = mean \pm RMS$		1430 [°]	1433 [°]				$\sigma_{r\phi} = 7.0$) µm	$\phi_{ m stereo}=$ 7 $^{\circ}$
VXD 1 914 \pm 364 6.64 \pm 2.65	End cap	system							
VXD 2 545 ± 207 3.96 ± 1.51 VXD 2 100 ± 207 100 ± 210	System	$z_{ m min}$	$z_{\rm max}$	$r_{ m in}$	$r_{ m out}$	technology	com	ments	
VXD 3 129 \pm 60 0.213 \pm 0.100 VXD 4 107 \pm 53 0.177 \pm 0.088			[n	ım]					
VXD 4 107 \pm 53 0.117 \pm 0.088 VXD 5 40 \pm 26 0.043 \pm 0.029	FTD	220	371		153	silicon pixel ser	nsors 2 di	SCS	$σ_{r\phi,z} = 3.0$ μm
VXD 6 34 ± 24 0.037 ± 0.026		645	2212		300	silicon strip ser	nsors 5 da	ouble discs	$\sigma_{r\phi} = 7.0 \mu m$
Daniel Jeans, Akiya Miyamoto				_					$\phi_{ m stereo} = 7^{\circ}$

Possible Luminosity upgrades

			Z-Po	Z-Pole [4]		Higgs [2,5]		500Ge	TeV [1*]	
			Baseline	Lum, Up	Baseline	Lum, Up	L Up.10Hz	Baseline	Lum, Up	case B
Center-of-Mass Energy	Eom	GeV	91.2	91.2	250	250	250	500	500	100
Number of bunches	n _b		1312	2625	1312	2625	2625	1312	2625	245
Bunch population	Ν	10 ¹⁰	2	2	2	2	2	2	2	1.73
Bunch separation	Δt_b	ns	554	554	554	366	366	554	366	36
uminosity	L	10 ³⁴ /cm ² /s	0.205	0.410	1.35	2.70	5.40	1.79	3.60	5.1
uminosity enhancement factor	H _D		2.16	2.16	2.55	2.55	2.55	2.38	2.39	1.9

⇒motivations to push towards better time resolution

٠


FPCCD

FPCCD: Status of sensor R&D


Yasuhiro Sugimoto

• Small prototypes

- 6μm pixels, 6mm square sensor size
- 4 readout ports/sensor, with different horizontal register size
- Standard and thin (50 $\mu\text{m})$ wafers
- Neutron radiation damage test has been done → More improvement of charge transfer inefficiency (CTI) is desirable



Large (left) and small (right) prototype



Thinned (50 μ m) large prototype

- Large prototypes
 - 62x12 mm² sensor size (active area)
 - 8 readout ports/sensor, with 3 pixel sizes (6, 8, 12 $\mu\text{m})$
 - Standard and thin (50 μ m) wafers
 - With and without notch channel

No new prototypes recent few years

September 1st 2020

Recent studies

XZ plane [crun13 erun 3 frame250]

un 20

0.4244


8.525 ± 0.3599

10 11+ 1 39/

D0

- Cosmic ray test of FPCCD sensors
 - Small (6mmx6mm) prototype sensors with 6 μm pixels
 - ~3 weeks data acquisition
 - Charge spread of the signal has been studied






A.Besson, Université de Strasbourg

DEPFET



DEPFET/BELLE II

- DEPFET pixel detector
- has continued to take data
- in Belle II
- Performance adequate,
- if operation is not without
- problems
- Upgrade plans becoming
- more concrete






SOI and double tier

Development team: KEK- U Tsukuba-TMCIT- Tohoku U- Hokkaido U- Tohoku MicroTec


SOFIST, an SOI based pixel sensor for the ILC

SOFIST: SOI Fine measurement of Space and Time



Features:

- Multiple memories (3/pixel): dead-time less data store possible
- Timestamp data: distinguish hits associating to individual events σ_t ~1.6 us achieved
- 20x20 um pixel size (+ excellent SOI low noise): spatial resolution $\sigma_x \sim 1.2$ um achieved
- Readout all memory data (charge and time) in a column by one ADC




3D stacking using Au micro bumps to implement all features

Development status

•

•



Intrinsic resolution: $2.19/\sqrt{2} \sim 1.55 \,\mu s$ September 1st 2020

- Excellent performance has been demonstrated on the spatial and timestamp resolutions
- 3-deep memory cells deadtime-less readout, 8-bit column ADCs, zero-suppression logic implemented.
- sensor thinning to 50 μm has been verified.
- 3D stacking allows to keep the pixel size small (20x20 μm). SOI is in very good compatibility to the 3D stacking.

However, to adopt SOFIST to the ILC vertex


- Power consumption needs to be lowered. As the demonstrated detector performance is well within the requirements, compromise of the preamplifier speed (hence power) is foreseen.

- have a full size chip (3D stack sensor SOFIST4 is 4.5mm square)
- Periphery circuits: analog power-off in between trains, digitized data transfer, including cooling need to develop

Collaboration with related groups should enhance the development

SOI development at IPHC

- 2 chips about to be submitted in September 2020
 - ✓ 1st: HEP applications ⇒ test Alpide/Mimosis-like pixels (FE), charge collection
 - ✓ 2nd: imaging ⇒ 192x128 pixels with rolling shutter or global shutter readout.
 - \checkmark Complementarity with SOFIST family
- Digital librairies developped in cooperation with KEK.



top

bottom

Double-tier activities @ IPHC

- Double-tier « 3D » in CMOS TJ 180nm technology
 - ✓ Bonding performed by T-micro (same company used for SOFIST)
 - ✓ Bonding pitch = 10 μ m.
 - ✓ Pitch = 20 μ m
 - ✓ Submitted in feb 2020
- Both chips are sensitive + ouput logic in bottom chip
- Goal: compare
 - \checkmark Direct read-out from bottom chip
 - \checkmark Read-out after transmission trough bonding from top chip
- Allows to
 - Test capacitive noise between the 2 layers
 - Test pixel dispersion



Example of fruitful collaboration between different labs and different technologies


CMOS


	the second s	Evolv	ing C <u>PS</u>	
	ULTIMATE STAR-PXL	ALPIDE ALICE-ITS	MIMOSIS CBM-MVD	PSIRA proposal
Data taking	2014-2016	>2021-2022	>2021	>2030
Technology	AMS-opto 0.35 μm	0.18 μm	0.18 μm	0.18 μm (conservative) < 0.18 μm ?
	4M	HR, V _{bias} ~-6V Deep P-well	HR, Deep P-well	?
Architecture	Rolling shutter + sparsification + binary output	Asynchronous r.o. In pixel discri.	Asynchronous r.o. In pixel discri.	Asynchronous r.o. (conservative)
Pitch (µm²) / Sp. Res.	20.7 x 20.7 / 3.7	27 x 29 / 5	22 x 33 / <5	~ 22 / ~ 4
Time resolution (μs)	~185	5-10	5	1-4
Data Flow		~10 ⁶ part/cm ² /s Peak data rate ~ 0.9 Gbits/s	peak hit rate @ 7 x 10 ⁵ /mm ² /s >2 Gbits/s output (20 inside chip)	~375 Gbits/s (instantaneous) ~1166Mbits / s (average)
Radiation	O(50 kRad)/year	2x10 ¹² n _{eq} /cm ² 300 kRad	3x10 ¹³ n _{eq} /cm ² /yr & 3 MRad/yr	O(100 kRad)/year & O(1x10 ¹¹ n _{eq} (1MeV)) /yr
Power (mW/cm ²)	< 150 mW/cm ²	< 40 mW/cm ²	< 200 mW/cm ²	~ 50-100 mW/cm ² + Power Pulsing
Surface	2 layers, 400 sensors, 360x10 ⁶ pixels 0.15 m ²	7 layers, 25x10 ³ sensors > 10 m ²	4 stations Fixed target	3 double layers 10 ³ sensors (4cm ²) 10 ⁹ pixels ~0.33 m ²
Mat. Budget	~ 0.39 % X ₀ (1st layer)	~ 0.3% X ₀ / layer		~ 0.15-0.2 % X ₀ / layer
Remarks	1 st CPS in colliding exp.	(with CERN)	Vacuum operation Elastic buffer	Evolving requirements 15

		Evolv	ing C <u>PS</u>	
	ULTIMATE STAR-PXL	ALPIDE ALICE-ITS	MIMOSIS CBM-MVD	PSIRA proposal ILD-VXD
Data taking	2014-2016	>2021-2022	>2021	>2030
Technology	AMS-opto 0.35 μm	0.18 μm	0.18 μm	0.18 μm (conservative) < 0.18 μm ?
	4M	HR, V _{bias} ~-6V Deep P-well	HR, Deep P-well	?
Architecture	Rolling shutter + sparsification + binary output	Asynchronous r.o. In pixel discri.	Asynchronous r.o. In pixel discri.	Asynchronous r.o. (conservative)
Pitch (µm²) / Sp. Res.	20.7 x 20.7 / 3.7	27 x 29 / 5	22 x 33 / <5	~ 22 / ~ 4
Time resolution (μs)	~185	5-10	5	1-4
Data Flow		~10 ⁶ part/cm ² /s Peak data rate ~ 0.9 Gbits/s	peak hit rate @ 7 x 10 ⁵ /mm²/s >2 Gbits/s output (20 inside chip)	~375 Gbits/s (instantaneous) ~1166Mbits / s (average)
Radiation	O(50 kBad)/vear MIMOSIS = 0	2x10 ¹² n /cm ² ne step further t	o approach ILC r	O(100 kRad)/year equirements eq(1MeV)) /yr
Power (mW/cm ²)		•	he data flux of II	
Surface	2 layers, 400 sensors, 360x10 ⁶ pixels 0.15 m ²	7 layers, 25x10 ³ sensors > 10 m ²	4 stations Fixed target	3 double layers 10 ³ sensors (4cm ²) 10 ⁹ pixels ~0.33 m ²
Mat. Budget	~ 0.39 % X ₀ (1st layer)	~ 0.3% X ₀ / layer		~ 0.15-0.2 % X ₀ / layer
Remarks	1 st CPS in colliding exp.	(with CERN)	Vacuum operation Elastic buffer	Evolving requirements 16

MIMOSIS roadmap

- 4 prototypes:
- MIMOSIS-0: = 2 regions
 - ✓ Back from foundry (2017)
 - ✓ Tests (2018-2019)






- MIMOSIS-1: 1st full size prototype
 - ✓ Back from foundry in Q2 2020
 - ✓ 6 epitaxial variants have been produced to study charge collection
 - Thinning to 50 $\mu\text{m}\text{,}$ radiation tests
 - ✓ Functionnal, lab tests are starting
 - ⁵⁵Fe, β

✓ Test beam foreseen in 2021

- MIMOSIS-2: ✓ Mid-2021
- MIMOSIS-3: final pre-production sensor
 - ✓ >2022

⇒ architecture adaptable to a fast sensor for an ILC vertex detector







1 super-region = 4 read-out regions of 16 columns

504 x 1024 pixels = 16 super regions

2 columns = 1 data driven read-out

13.55 mn


Digital Periphery + PAD ring

Every double-columns is read out in serial

TJ-65 nm: Le grand départ

- TJ-65 nm now available
 - ✓ Main driver: CERN EP R&D WP 1 & ALICE upgrades (involves other labs)
 - ✓ Different requirements
 - EP: time resolution and radiation tol.
 - ALICE: granularity and material budget
 - Common R&D during the 1st years.
 - ✓ First submission in ~ autumn Q4 2020 (MLR)






IPHC-Strasbourg involvement

- ✓ Test structures, (DACs, etc.)
- Technology exploration with single rolling shutter / analog output prototype
 - pitch, diodes, amps, etc.
 - Testable in beam
- Caveat: sensitive volume not yet optimised for charged particle detection
- ✓ Part of Cremlin+ program

A.Besson, Université de Strasbourg

Material budget




A possible answer: stitching

- Silicon is flexible
 - \checkmark Self supported and bended circuits + detectors !
 - ALICE: test beam of bended ALPIDE sensors
- Industry provides stitching
 - ✓ Multi-reticle size ladders
 - ~14 cm in 180 nm, 30 cm in 65 nm
 - Chip-to-chip interconnection
- Added value:
 - ✓ Very low material budget (~0.05-0.10 % X₀)
 - Flex cable ? Cooling ? Support ?
 - \checkmark Large area detectors
 - Constant R = No overlaps or acceptance loss
 - Beam pipe as mechanical support
- ALICE R&D program
 - \checkmark ALICE ITS upgrade beyond LS3
 - Exploit stitching
 - ✓ Proposal beyond LS4
 - 10 double sided layers
 - 100 m²
- Challenge & potential issues
 - ✓ Bias voltage drops
 - ✓ Extended signal distance transport









Proposal for an ITS upgrade in LS3


Magnus Mager (CERN) LHCC 10.09.2019





A.Besson, Université de Strasbourg

ADDA Mechanical samples from IFIC/HLL-MPG Mechanical samples from IFIC/HLL-MPG WiverSitat Do València



Thin Silicon samples designed by IFIC Valencia and produced at HLL-MPG to be tested in Oxford

Ultra-thin CF – honeycomb sandwich produced at INTA (M. Frövel, M. de la Torre)


Disk assembly and initial characterization ongoing in Valencia








MCC for CMOS



DRIE of small trenches (anisotropic)



A pattern of small trenches (3 x 10 μ m) is etched on the backside of the pixel detector to a depth of 30 μ m

Microchannels are etched isotropically with XeF2


Diameter of the microchannels = 40 μ m Overall depth of the microfluidic circuitry = 50 μ m

A thin film of parylene (5 μ m) seals the microchannels. It is finally cured by a thermal cycle.

M. Boscardin et al., Silicon buried channels for pixel detector cooling, Nuclear Instruments and Methods in Physics Research, Section A, 2013 C. Lipp, Approaches for the fabrication of silicon buried channels for the thermal management of monolithic pixel detectors, MSc Thesis, EPFL, 2017 I. Berdalovic et al., Monolithic pixel development in TowerJazz 180 nm CMOS for the outer pixel layers in the ATLAS experiment, JINST 13 C01023, 2018








Proof of principle for a new technology that has tremendous potential!!

MCC for CMOS




CMOS compatible post-processing at the die level demonstrated in a fully functional 100 mm thick device


Liquid flows and the chip's electrical performance remains unaltered!



ILD VXd design optimisation: example



- Merge VXD & SIT into one detector ?
 ✓ Equidistant radii for the 5 double layers
 ✓ Faraday cage moved at larger radius ?
- Robustness of current geometry
 - Performances driven by the beam pipe shape a low polar angle



Summary

- Technologies
 - Despite R&D slow down, Generic R&D is still dynamic and benefits from other experiments & industry progress
 - ✓ Baseline: CMOS ⇔ 65 nm & stitching
 - New ideas/breakthroughs are possible in any technology !




- e.g. : double-tier, wireless data transmission, smart
 pixels, etc.
- Integration open questions
 - ✓ Power & cooling (air flow, μ channels, etc.)
 - ✓ Control & Data transmission, Cable routing, connectors.
 - ✓ Mechanical support, double sided ladders & low material budget supports, etc.
 - ⇒ Integration issues will be the main challenge in the coming years (as soon as there is a green light !)
 - \Rightarrow Room for new groups


Backup slides


		ower: F	Poculto	{]	Power Analog (m		- /	49.22
	ILC P		NESUILS	. [Powe	Power Bias (mV er PriorityEncode			4.5 4.219
-						r DigitalPeripher			64.27
• Chi	p read-out s	sneed		1		Power PLL (mV)	/ .	1 /	18.5
		· _				Serializer With D			86.06
_	2 μs - 4	μS		Po		rializer With No Power LVDS (m		· · · · · · · · · · · · · · · · · · ·	$\begin{array}{c} 0 \\ 56.4 \end{array}$
						X	<i>w</i> / <i>cn</i>	1 /	
• Pov	ver pulsing		/			Period		Relative E	nergy
_	Power O	N, no bear	n during 1.2 /		E	during train		225 mJ ~	,4%
	-	parameter With I		Eb	oetwee	n train (Power Ol	N)	380 mJ ~	[,] 6 %
_		FF: 10-30 parameter with F	· · · ·	E b	etweer	n train (Power OF	F)	5740 mJ ~	[,] 90 %
	ter layers					Layers		lative ower	
			larger s <mark>urrace</mark>			Layers 0/1	~	10 %	
		-	d by o<mark>uter lay</mark>	ers		Layers 2/3	~	35%	
	am backgrou	_				Layers 4/5	~	55 %	
	TDR – T								
	-		Beam background	Read-out sp	beed	<power (no="" p.<="" th=""><th>P.)</th><th><power></power></th><th>(P.P.)</th></power>	P.)	<power></power>	(P.P.)
Pitch	Resolution	Power	rate	(μs)		(W)		Conservative	Ambitious
30 µm	~ 5 µm	1	TDR	4 μs		102 W			
22 μm	~ 4 µm	×2 (matrix)	TDR	2 μ s		122 W			
18 μm	~ 3 µm	×4 (matrix)	TDR x 2	4 μs		107 W		~31 W	~12 W
Septemb	er 1st 2020		TDR x 2	2 μs		127 W			

Time resolution in the context of e^+e^- colliders





Geometry






29





ILD dimensions



System	R(in)	R(out) z	comments		
		/mm				
VTX	16	60	125	3 double layers	Silicon pixel sensors,	
				layer 1:	layer 2:	layer 3-6
				$\sigma < 3 \mu m$	$\sigma < 6 \mu m$	$\sigma < 4 \mu m$
Silicon						
- SIT	153	300	644	2 silicon strip layers	$\sigma=7\mu m$	
- SET	1811		2300	2 silicon strip layers	$\sigma=7\mu m$	
- TPC	330	1808	2350	MPGD readout	$1\times 6 \mathrm{mm}^2~\mathrm{pads}$	$\sigma = 60 \mu m$ at zer drift
ECAL	1843	2028	2350	W absorber	SIECAL	30 Silicon sensor lay ers, $5 \times 5 \text{ mm}^2$ cells
					EcECAL	30 Scintillator layer $5 \times 45 \text{ mm}^2 \text{ strips}$
HCAL	2058	3410	2350	Fe absorber	AHCAL	48 Scintillator layer 3×3 cm ² cells
					SDHCAL	48 Gas RPC layer $1 \times 1 \text{ cm}^2$ cells
Coil	3440	4400	3950	3.5 T field	2λ	
Muon	4450	7755	280	14 scintillator layers		

SIT cl	naracterist	ics (current ba	seline = false double-si	ded Si microstri	ps)					
	Geometry		Characteri		Material	FTD characteristics (design baseline: pixels for two inner disks, n				
R[mm]	Z[mm]	$\cos\theta$	Resolution R- ϕ [µm]	Time [ns]	RL[%]		Geometr	у	Characteristics	Material
153	368	0.910	R: $\sigma = 7.0$,	307.7(153.8)	0.65	R[mm]	Z[mm]	$\cos\theta$	Resolution $R-\phi[\mu m]$	RL[%]
300	644	0.902	z: σ=50.0	$\sigma = 80.0$	0.65	39-164	220		0.25-0.5	
SET characteristics (current baseline = false double-sided Si microstrips)						49.6-164	371.3	0.991-0.914	$\sigma = 3-6$	0.25-0.5
	Geometry		Characteri		Material	70.1-308	644.9	0.994-0.902		0.65
R[mm]	Z[mm]	$\cos\theta$	Resolution R- $\phi[\mu m]$	Time [ns]	RL[%]	100.3-309	1046.1	0.994-0.959		0.65
1811	2350	0.789	R: $\sigma = 7.0$,	307.7(153.8)	0.65	130.4-309	1447.3	0.995-0.998	$\sigma = 7.0$	0.65
ETD characte	ristics (cu	rrent baseline	= single-sided Si micro	-strips, same as	SET ones)	160.5-309	1848.5	0.996-0.986	0 110	0.65
Geometry Characteristics					Material	190.5-309	2250	0.996-0.990		0.65
R[mm]	Z[mm]	$\cos\theta$	Resolution R	$-\phi[\mu m]$	RL[%]	100.0 000		01000 01000		4199
419.3-1822.7	2420	0.985 - 0.799	x:σ=7.0	D	0.65	é de Stras	bourg			30

Costs (VXD & SIT)

VXD

Figures p	oer layer	s				
Layer	0	1	2	3	4	5
Layer Radius (mm)	16	18	37	39	58	60
Layer $ z max (mm)$	61.9	61.9	123.8	123.8	123.8	123.8
Chip Pixel Number in X	1440	1440	1440	1440	1440	1440
Chip Pixel Number in Y	512	512	1024	1024	1024	1024
Chip Pixel PitchX (μm)	21.5	21.5	21.5	21.5	21.5	21.5
Chip Pixel PitchY (μm)	21.5	21.5	21.5	21.5	21.5	21.5
Chip Dimension X (mm) (sensitive area)	30.96	30.96	30.96	30.96	30.96	30.96
Chip Dimension Y (mm) (sensitive area)	11.01	11.01	22.02	22.02	22.02	22.02
Chip Dimension Y (mm) (non sensitive area)	2.0	2.0	2.0	2.0	2.0	2.0
Chip Surface (mm^2) (sensitive area)	341	341	682	682	682	682
Chip Surface (mm^2) (non sensitive area)	62	62	62	62	62	62
Chip Surface (mm^2) (total)	403	403	744	744	744	744
Ladder Length (mm) (sensitive area)	123.8	123.8	123.8	123.8	123.8	123.8
Ladder Width (mm) (sensitive area)	11.01	11.01	22.02	22.02	22.02	22.02
N chip per ladder on each side	4	4	4	4	4	4
Layer Surface (cm^2) (sensitive area)	136.3	136.3	599.7	599.7	926.9	926.9
N Chips Per Layer	40	40	88	88	136	136
Total surface (cm^2) (sensitive area)			34	84		
Figures per o	double la	ayers				
	Laye	r 0/1		r 2/3	Laye	r 4/5
N Chips in z	2	4	4 + 4	4 = 8	4 + 4	4 = 8
N Ladders	1	.0	2×1	1 = 22	2×17	7 = 34
N Chips Per double Layer	8	30	1'	76	27	72
N Chips (per architecture)	8	30		44	18	
N Total Chips			55	28		

Figures per lay	ers					
Layer	0	1	2	3		
Layer Radius (mm)	153	155	298	300		
Layer $ z max \ (mm)$	368	368	644	644		
Chip Pixel Number in X	1152	1152	1152	1152		
Chip Pixel Number in Y	800	800	800	800		
Chip Pixel PitchX (μm)	26.6	26.6	26.6	26.6		
Chip Pixel PitchY (μm)	27.5	27.5	27.5	27.5		
Chip Dimension X (mm) (sensitive area)	30.64	30.64	30.64	30.64		
Chip Dimension Y (mm) (sensitive area)	22.0	22.0	22.0	22.0		
Chip Dimension Y (mm) (non sensitive area)	2.0	2.0	2.0	2.0		
Chip Surface (mm^2) (sensitive area)	674	674	674	674		
Chip Surface (mm^2) (non sensitive area)	61	61	61	61		
Chip Surface (mm^2) (total)	735	735	735	735		
Ladder Length (mm) (sensitive area)	367.7	643.4				
Ladder Width (mm) (sensitive area)	22	22	22	22		
N chip per ladder on each side	12	12	21	21		
Layer Surface (cm^2) (sensitive area)	8089	8089	25500	25500		
N Chips Per Layer	1200	1200	3780	3780		
Total surface (cm^2) (sensitive area)		$\simeq 67$	000			
Figures per double	layers					
	0	er 0/1		r 2/3		
N Chips in z	ps in z $12 + 12 = 24$ $21 + 21$					
N Ladders	$\simeq 2 \times 1$	50 = 100	$\simeq 2 \times 9$	0 = 180		
N Chips Per double Layer	1:	200		60		
N Total Chips		$\simeq 9$	000			

SIT


Table 4: SIT dimensions

Detector	Cost	Sensors	Mechanics	Eletronics	Services	Installation	Total
VXD	Material	1152	452	486	770	100	2960
	Manpower	100	500	400	250	200	1450
	TOTAL $(kEUR)$	1252	952	886	1020	300	4410
SIT	Material	3820	760	1275	1580	110	7545
	Manpower	200	500	800	300	200	2000
	TOTAL (kEUR)	4020	1260	2075	1880	310	9545

September


Occupancy and beam background (Guinea Pig)

- RUNNING CONDITIONS DOMINATED BY BEAMSTRAHLUNG E[±]:
 - * Radiation doses: O(100) kRad, $< 10^{12} n_{eq}$ /cm²/yr
 - * Rate of e_{BS}^{\pm} impacts: several tens/cm²/BX
 - \Rightarrow governs time resolution requirements
 - \ast sizeable uncertainties: σ_{BS} , luminosity
 - \Rightarrow substantial safety factors mandatory !



ILD @ 250 Ge	eV hi	ts/B	X	$\rm hits/BX/cm^2$
	mean	\pm	RMS	$mean \pm RMS$
VXD 1	914	\pm	364	6.64 ± 2.65
VXD 2	545	\pm	207	3.96 ± 1.51
VXD 3	129	\pm	60	0.213 ± 0.100
VXD 4	107	\pm	53	0.177 ± 0.088
VXD 5	40	\pm	26	0.043 ± 0.029
VXD 6	34	±	24	0.037 ± 0.026

Daniel Jeans, Akiya Miyamoto




VXD-ILD: Data flux

Layer	DBD occupancy (hits/cm²/BX)	Detector surface (mm²)	#hits/BX	#hits/read out	#hits/train	# hits/s	Data rate (Mbits/train)	Data rate (Mbits/s)	Data rate (Mbits/train) With safety factor of 3	Data rate (Mbits/s) With safety factor of 3
	@ √s = 500 GeV	Length x width x # ladders		assuming 4 μs i.e. 8 BX	Assuming 1312 bunches per train	Assuming 5 trains / s	Assuming 16 bits/pixel & 5 pixels/hit & 10 bits header = 100 bits/hit	Assuming 16 bits/pixel & 5 pixels/hit & 10 bits header = 100 bits/hit	Assuming 16 bits/pixel & 5 pixels/hit & 10 bits header = 100 bits/hit	Assuming 16 bits/pixel & 5 pixels/hit & 10 bits header = 100 bits/hit
0	$\textbf{6.32} \pm \textbf{1.76}$	125 x 11 x 10 = 13 750	870	7000	1140 K	5700 K	114	570	342	1710
1	4.00 ± 1.18	125 x 11 x 10 = 13 750	550	4400	720 K	3600 K	72	360	216	1080
2	$\textbf{0.25}\pm\textbf{0.11}$	125 x 2 x 22 x 11 =60 500	150	1200	197 K	985 K	19.7	98.5	59.1	295.5
3	0.21 ± 0.09	125 x 2 x 22 x 11 =60 500	130	1040	171 K	855 K	17.1	85.5	51.3	256.5
4	$\textbf{0.04}\pm\textbf{0.03}$	125 x 2 x 22 x 17 =93 500	40	320	52 К	260 K	5.2	26	15.6	78
5	$\textbf{0.04}\pm\textbf{0.03}$	125 x 2 x 22 x 17 =93 500	40	320	52 К	260 K	5.2	26	15.6	78
TOTAL		335 500 mm ²	1780	14280	2332 К	11660 K	233.2	1166	700	3500

average raw data size (without or with safety factor on beam background included)
 Average size per BX : ~0.18 Mbits / BX ⇒ 0.54 Mbits / BX (with safety factor of 3) ~375 Gbits/s (instantaneous)
 Average size per event (~8 BX) : ~1.4 Mbits/ readout ⇒ 4.3 Mbits / readout (with safety factor of 3)
 Average size per train : ~233 Mbits / train ⇒ 700 Mbits / train (with safety factor of 3)
 Average size per second : ~1166Mbits / s ⇒ 3500 Mbits / s (with safety factor of 3)

A.Besson, Université de Strasbourg

CPS: Large vs small nwell collection electrode Small electrode ➤ Large electrode Substrate Standard : no full depletion NMO PMO contact NWELL nwel pwel NMO COLLECTION PWELL PWELL NWELL deep nwell collection electrode NWELL Partial depletion DEEP PWELL DEEP PWELL ✓ Charge sharing ⇒resolution boundary depleted zone DEPLETED ZONE DEPLETION P⁼ EPITAXIAL LAYER BOUNDARY p substrate SUBSTRATE □ Full depletion ✓ No Charge sharing ⇒ S/N Modified : full depletion, faster charge collection \checkmark Charge collection time \Rightarrow very fast timing NWELL COLLECTION PMOS NMOS ELECTRODE



✓ Radiation hardness (not an issue in e^+e^- colliders)

Capacitance ✓ Analog power ~ $(C/Q)^2$

⇒ Design should favor spatial resolution and power consumption w.r.t. radiation hardness and charge collection time*

Small electrodes more adapted for e⁺e⁻ colliders

*Exception: CLIC

ALICE ITS Material budget

