


CALICE Collaboration Meeting



Progress of Fast Timing Electronics with PETIROC2B for SDHCAL

Qiu-Ping Shen, Weihao Wu, Haijun Yang
Stephane Callier and Imad Laktineh



上海交通大学
SHANGHAI JIAO TONG UNIVERSITY



3/24-3/26 2021

饮水思源 · 爱国荣校




Outline

- ① Introduction of SDHCAL prototype
- ① Motivation of using timing information
- ① Prototype of Front End Electronics (FEE)
- ① Design of data acquisition system
- ① Brief summary and future plan



Introduction of SDHCAL prototype



- ① **Semi-Digital Hadronic CALorimeter** technological prototype (SDHCAL)
- ① High granularity calorimeter based on Glass RPC (cell size 1cm × 1cm)
- ① **Hits associated to three thresholds:**
 - 1st threshold = 110fC
 - 2nd threshold = 5pC
 - 3rd threshold = 15pC→ Semi-digital readout (0, 1, 2)
- ① 48 layers with GRPC as sensitive medium
→ Dimensions: 1m × 1m × 1.3m
- ① 6 Interaction length ($6\lambda_I$)






Motivation using timing information

- Timing could be an important factor to identify delayed neutron and **better reconstruct their energy.**



With Neutrons



Without Neutrons








Timing information

- Time information can be very helpful to **separate close by showers** and **reduce the confusion** for a better PFA application.

1 ns resolution



100ps resolution







Introduction of PETIROC

Time measurement

- Coarse time is from a counter
- Fine time by interpolating 40MHz
- Jitter ~ 18 ps RMS on trigger output (4 photoelectrons injected)

Charge measurement

- 32chs input connected with PAD (readout unit)
- Variable time shaper
- Digitized with a 10bit ADC





How to achieve fast timing measurement



- ⊗ Purpose: => **Identify neutral and charged hadrons**
- ⊗ Position, Energy and **Timing** => 5D HCAL

- ⊗ Adding MRPC layers in the SDHCAL
- ⊗ Front-end board for MRPC readout
 - Charge and timing measurement
 - **High resolution timing measurement**



✓ First step:
Design a **front-end prototype board with four PETIROC2B chips**


➤ Second step:
Build the **1m × 1m PETIROC2B FEE**






Prototype of timing electronics

- ① The FEE prototype includes **four PETIROC chips**, **128 readout pads** on the PCB bottom side.
- ① **Detector Interface(DIF)** card was designed to connect FEB and FPGA board
 - Data transmission, power rail and clock source.
- ① The **DAQ system** should be developed to transfer data between FPGA and PC.






Hardware of prototype




FE Board


128 pads with the cell size 1cm × 1cm



DIF Card




ZCU102





Test system and setup

- ① The test platform has been setup.
- ① **FEB, DIF card, DAQ** based on ZCU102
- ① Status of the platform:
 - **Configuration of** PETIROC
 - **Data transmission** between FEB, FPGA and PC
 - **Performance test of PETIROC chips**, timing measurement





PETIROC chips configuration

- 648 bits data with SPI method is sent to Shift Register inside PETIROC.
- PETIROC configuration works well.
 - All bias voltage values are correct.
 - Output data has been checked, after sending trigger signals


Design Sources (3)

- zcu102(Behavioral) (zcu102.vhd) (9)
 - clk_wiz_40_inst : clk_wiz_40 (clk_wiz_40.xci)
 - petiroc2a_cfg_spi_inst : petiroc2a_cfg_spi(Behavioral) (petiroc2a_cfg_spi.vhd)
 - ila_dout_chip_inst : ila_dout_chip (ila_dout_chip.xci)
 - si5345_config_ctrl_inst : si5345_config_ctrl(Behavioral) (si5345_config_ctrl.vhd)
 - i2c_inst : i2c_master_new(logic) (i2c_master_new.vhd)
 - clk_wiz_125_inst : clk_wiz_125 (clk_wiz_125.xci)
 - heart_beat_inst : heart_beat(Behavioral) (heart_beat.vhd)
 - i2cclkgen : i2c_clk_gen(Behavioral) (i2c_clk_gen.vhd)
 - vio_i2c_inst : vio_i2c (vio_i2c.xci)
- ila_i2c (ila_i2c.xci)
- Disabled Sources (1)


Constraints (1)

- constrs_1 (1)
 - zcu102.xdc

Configuration
FPGA Logic




Bias Voltage	Value(V)
vref_inpdac	0.989
vref_time	1.664
vref_charge	0.976
vref_tdc	0.133
vref_adc	0.961
vref_time_pad	1.658





Data acquisition system design

- ① DAQ system is based on **Xilinx ZCU102(FPGA)** that contains Processing System(**PS**) and Programmable Logic(**PL**).
- ② Embedded design (SDK) in ZCU102(PS) side
 - **The UART communication** of FPGA and PC
 - **Ethernet communication** between FPGA and PC used to transfer data
 - **Data transmission** with AXI Bus between PS and PL, inside of ZCU102




FPGA Logic Design Block Diagram



DAQ system -- UART

The embedded design in ZCU102(PS side) contains:

- Serial port communication (UART)
- Ethernet communication (TCP/IP)



UART test in PS side:

- Hardware only needs **Processing System part** on ZCU102.
- Run the C++ program on the hardware platform.
- Information is printed on the tool window through UART port.


```

1 #include <stdio.h>
2 #include <string.h>
3
4 #include "lwip/err.h"
5 #include "lwip/tcp.h"
6 #include "lwipopts.h"
7 #include "xil_cache.h"
8 #include "xil_printf.h"
9 #include "sleep.h"
10
11 #define TX_SIZE 102
12
13 static struct tcp_pcb*connected_pcb = NULL;
14 unsigned client_connected = 0;
15 //Static Global Function, blind for external file
16 uint tcp_trans_done = 0;
17
18 //u_char data[TX_SIZE] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
19 u_char data[TX_SIZE] = "Hello World! Successfully Send Word From PS Client!";
20
21 int send_data()
22 {
23     err_t err;
24     struct tcp_pcb *tpcb = connected_pcb;
25
26     if (!tpcb)
27         return -1;
28
29     //判断发送数据长度是否小于发送缓冲区剩余可用长度
30     if (TX_SIZE < tcp_sndbuf(tpcb)) {
31         //Write data for sending (but does not send it immediately).
32         err = tcp_write(tpcb, data, TX_SIZE, 1);
33         if (err != ERR_OK) {
34             xil_printf("txperf: Error on tcp_write: %d\r\n", err);
35             connected_pcb = NULL;
36             return -1;
37         }
38
39         //Find out what we can send and send it
40         err = tcp_output(tpcb);
41         if (err != ERR_OK) {
42             xil_printf("txperf: Error on tcp_output: %d\r\n",err);
43             return -1;
44         }
45     }

```

PS code


1



UART Output

UART Debug Assistant

UART communication test





DAQ system -- Ethernet



Ethernet communication test:

- 1 PS program sent the data to PC.

```
//u_char data[TX_SIZE] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};
u_char data[TX_SIZE] = "Hello World! Successfully Send Word From PS Client";
```

- 2 Ethernet port connected with PC, used to test the transmission and print the transfer data.
- 3 Capture package tool can grab the transmit information.


ZCU102(PS) and PC can successfully communicate over ethernet.





Design of DAQ system

- ① UART communication works well.
- ① Ethernet transmission between ZCU102(PS) and PC is completed.
- ① The communication between FE Board, FIFO and ZCU102(PL) is ongoing.
- ① The configuration of PETIROC chips over ethernet will be included.





Brief summary and future plan

Summary:

- ① The timing electronics have been designed and manufactured.
- ① Test platform and setup for PETIROC have been constructed.
- ① PETIROC chips can be successfully configured.
- ① Ethernet transmission between FPGA and PC has been realized.
- ① The design of DAQ system is still under the development.

Future Plan:

- ① Continue the design of DAQ system based FPGA ZCU102 to achieve the data transmission and slow control over the ethernet communication.
- ① Perform the signal injection test for PETIROC FE board (Timing and Charge)





Thanks for your attention!





Backup Slides






Introduction of PETIROC chip

- ⊗ Time measurement with 10bits TDC interpolating 40MHz coarse time
- ⊗ Charge measurement ($Q > 50\text{fC}$) with 10bits DAC
- ⊗ Voltage input amplifier, 200Ohm matching
- ⊗ High bandwidth preamp (GBWP > 1.2 GHz)
- ⊗ PETIROC parameters:
 - One chip with 32-channels and mixed analog/digital
 - The 32chs input connected with PAD (detector unit)
 - One channel split into two parts, **respectively for charge and time measurement**
 - Internal DAC for each channel to adjust the amplitude of the input signal
 - Lower power consumption ($\sim 6\text{mW/channel}$)
 - **Jitter $\sim 18\text{ ps RMS}$ on trigger output** (4 photoelectrons injected)






Test System and Setup



Petrioc2A Evaluation Board



ZCU102

DIF Card


FE Board



2021/3/25

Sub-component Design and Testing


Front-End readout Board Design with pads and four petiroc2b



Block diagram of front-end electronics



Front





Back



Sub-component Design and Testing

- Detector Interface Card Design: mainly jitter cleaner and power system
- DIF card will be in charge of the communication and data transfer with the FE electronics(two headers) and ZCU102(two FMCs).
- Analog and digital power are separated.


[More Details](#)





Sub-component Design and Testing


- ① Front-End readout Board Design
- ② Components: 4 Petiroc2B, clock buffer, 2 headers, SMA for signal injection .
- ③ 128 pads at the bottom, induction unit size: 1cm × 1cm.
- ④ The dimension:197mm*82mm, the **blind/buried via technology**.
- ⑤ Configuration for petiroc2a with **daisy-chain (SPI sending shift register data)**






Details on DIF Design and Testing

Detector Interface Card Design: mainly jitter cleaner and power system



Block diagram of Power Rail



Block diagram of Clock

