## **Developments and Trends in Silicon Pixel Detectors Potentially Improving the ILD Concept Performances**

M.Winter / 17 May 2022

#### **CONTENTS:**

#### • How to make ILD benefit from advances & perspectives in SC detectors

- Hierarchy among the requirements (when antagonistic)
- · Which frameworks are anticipated to be most appropriate to ILD

#### • Pixel sensors:

- R&D on granular, thin and low power sensors  $\Rightarrow$  CMOS sensors (65 nm, 180 nm)
- R&D on very fast and radiation tolerant sensors  $\Rightarrow$  LGAD and similar

#### • Services and detector concept:

- ALICE-ITS3: attractive aspects of its R&D programme and perpsectives (ALICE 3)
- · large surface, thin and bent CMOS pixel sensors

#### • Summary & Outlook

### ECFA Detector R&D Roadmap for SC Devices

"Technica dates are r	l" Start Date not known, t	of Facility he earliest	(This means, where the technically feasible start	< 2030				2030-2035					2035 - 2040	2040-2045		>2045			
date is ind the delayir	icated - such ng factor)	that detec	tor R&D readiness is not	Panda 2025	CBM 2025	NA62/Klever 2025	Belle II 2026	ALICE LS3 <sup>1)</sup>	ALICE 3	LHCb (≳LS4) <sup>1)</sup>	ATLAS/GMS (≳ LS4) <sup>±)</sup>	EIC	LHeC	ILC <sup>2)</sup>	99-DJ	CLIC <sup>2)</sup>	FCC-hh	FCC-eh	Muon Collider
			Position precision σ <sub>hit</sub> (μm)		≃ 5		≲5	<u>к</u> В	%	≲10	≲15	≲3	≅ 5	≲3	≲3	≶3	≃ 7	≃ 5	≲5
		14	X/X <sub>o</sub> (%/layer)	≲0.1	<b>≃ 0</b> .5	<b>≃</b> 0.5	≲0.1	<b>≃ 0.05</b>	<b>≃ 0.05</b>	≃ <b>1</b>		<b>≃ 0.05</b>	≲0.1	<b>≃ 0.05</b>	<b>≃ 0.05</b>	≲0.2	~ 1	≲0.1	≲0.2
÷.	CMOS	RDT 3. RDT 3.	Power (mW/cm²)		<b>≃ 60</b>			≃ 20	≃ 20			≃ 20		≃ 20	≃ 20	≃ 50			
etecto	APS assive ADs	~ ~	Rates (GHz/cm <sup>2</sup> )		<b>≃ 0.1</b>	≃1	≲0.1		≲0.1	≃6		≲0.1	<b>≃ 0.1</b>	<b>≃ 0.05</b>	<b>≃ 0.05</b>	≃ 5	≃ 30	<b>≃ 0.1</b>	
ertex D	M/ r/3D/P LG		Wafers area (") <sup>4]</sup>					12	12			12			12		12		12
>	Plana	DRDT 3.2	Timing precision $\sigma_t(ns)^{3}$	10		≲0.05	100		25	≲ 0.05	≲0.05	25	25	500	25	≃ 5	≲0.02	25	≲ 0.02
		13.3	Radiation tolerance NIEL (x 10 <sup>16</sup> neq/cm <sup>2</sup> )							≃ 6	≃2						$\simeq 10^2$		
		DRD	Radiation tolerance TID (Grad)							≃1	<mark>≃ 0.5</mark>						≃ 30		
			Position precision σ <sub>hit</sub> (μm)						∦ 6	≃ 5		≃6	<mark>∦</mark> 6	≃ 6	≃6	≃ 7	<b>≃ 10</b>	≅ 6	
		1 4	X/X <sub>o</sub> (%/layer)						≃ <b>1</b>	≃ <b>1</b>		<b>≃1</b>	<b>≃ 1</b>	<b>≃1</b>	<b>≃ 1</b>	<b>≃</b> 1	≲2	<b>≃</b> 1	
	CMOS	RDT 3. RDT 3.	Power (mW/cm²)						≲ 100	<b>≃ 100</b>		≲100		≲100	≲100	≲150			
ker <sup>6)</sup>	kPS 'assive ADs	~ ~	Rates (GHz/cm <sup>2</sup> )							<b>≃ 0.16</b>									
Trad	M/ r/3D/P LG/		Wafers area (") <sup>4]</sup>						12			12		12	12	12	12		12
	Plana	DRDT 3.2	Timing precision $\sigma_t (ns)^{5)}$						25	≲25		25	25	≲0.1	≲0.1	≲0.1	≲0.02	25	≲ 0.02
		13.3	Radiation tolerance NIEL (x 10 <sup>16</sup> neq/cm <sup>2</sup> )							<b>≃ 0.3</b>							≲1		
		DRD	Radiation tolerance TID (Grad)							<b>≃ 0.25</b>							≲1		
er <sup>1)</sup>	'assive ADs	DRDT 3.2	Timing precision $\sigma_t (ns)^{5)}$											≲ 0.05	≈0.05	≲0.05	≲0.02		≲ 0.02
orimet	MAPS r/3D/P OSLG/	13.3	Radiation tolerance NIEL (x 10 <sup>16</sup> neq/cm <sup>2</sup> )														≳ 10 <sup>2</sup>		
a	Plana CM	DRD	Radiation tolerance TID (Grad)														≃ 50		
ght <sup>8)</sup>	assive ADs	DRDT 3.2	Timing precision $\sigma_t (ns)^{3}$				<b>≃ 0.02</b>		<b>≃ 0.02</b>		≲0.03	<b>≃ 0.02</b>	<b>≃ 0.02</b>		≲0.01		≲0.01	<mark>≃ 0.02</mark>	
e of Fli	MAPS r/3D/F	T3.3	Radiation tolerance NIEL (x 10 <sup>16</sup> neq/cm <sup>2</sup> )														$\simeq 10^2$		
Ē	Plana	DRD.	Radiation tolerance TID (Grad)														≃ 30		

### **Tracking Devices: Pixel Sensors (1/3)**

- Why are semi-conductor detectors attractive ?
  - $_{*}$  they can be very precise: 0(1)  $\mu m$
  - $_{*}$  they can be very fast: O(10) ps
- However:
  - \* they cannot be simultaneously very precise and very fast
  - $_{*}$  power consumption of very fast sensors tends to be very high ( $\gtrsim$  1-10 W/cm $^2$ )
  - \* need of hierarchy among requirements driven by physics and those imposed by running conditions
  - \* priorities are different for HL-LHC, CLIC, FCCee (CEPC ?), ILC due to different running conditions
    - $\Rightarrow$  Sensor R&D goals are different
- They can be very thin:
  - \* very low material budget:  $\lesssim$  50  $\mu m$  (0.05% X<sub>0</sub> / hit)  $\simeq$  twice larger average material/TPC hit IF one neglects the material budget of SC sub-system services !
  - \* possibility to bent and shape like "roman tiles"
    - $\Rightarrow$  minimise impact of overlap between neighbouring modules and of mechanical support

### **Tracking Devices: Pixel Sensors (2/3)**

- Single point resolution:  $\sigma_{sp}$ 
  - $_{*}\sigma_{sp}\simeq$  few  $\mu m$  achievable, with some overhead below  $\sim$  5  $\mu m$
  - $*\sigma_{sp}\lesssim$  5  $\mu m$  x 5  $\mu m$  (typically  $\lesssim$  25-30  $\mu m$  pitch), tends to limit in-pixel circuitry (VFE data processing)
    - $\Rightarrow$  time resolution and hit rate handling capacity impacted
  - \* Alternative approaches for  $\sigma_{sp}$ : small pixels with binary charge encoding ( $\equiv$  discri. threshold YES/NO)
    - larger pixels with VFE charge determination  $\mu$ -circuitry (TOT, ADC)

- Time stamping:  $\Delta_t$ 
  - $* \Delta_t \lesssim$  100 ps achievable with complex VFE circuitry
  - \* Several drawbacks: power consumption can be very high ( $\gtrsim$  1-10 W/cm $^2$ )
    - in-pixel circuitry (TDC) requires sizeable (e.g. thick) pixels
    - possibly: dead time, fill factor < 100 % (LGAD, SiPM)
- Two classes of Semi-Conducting pixel sensors (incl. strixels):
  - \* privileging spatial resolution: CMOS pixel sensors, Sol sensors, FPCCD, DEPFET, ... AND aiming at improved time resolution (& sometimes radiation tolerance)
  - \* privileging time resolution & radiation hardness: LGAD, CMOS, SiGe, Hybrid, ...
    AND aiming at improved spatial resolution (smaller pixels) & power saving

#### **Example of Trade-Off: MIMOSIS**

- MIMOSIS Pixel Sensor (180 nm CMOS process):
  - $_{*}$  1024x504 pixels (27x30  $\mu m^{2}$ ) covering 4.2 cm $^{2}$
  - \* VFE  $\equiv$  ALPIDE, adapted to O(10<sup>2</sup>) MHz/cm<sup>2</sup> hit density
  - \* introduction of AC-coupled pixels (sensing node bias)
  - \* 2 Gbits/s data transmission frequency
  - $_{*}\,$  read-out in 5  $\mu s$  with  $\lesssim$  70 mW/cm $^{2}$  power density
  - \* tested (2021-22) on beam at DESY & CERN-SPS
- Extension to PSIRA:
  - $_{\circ}\,$  VFE  $\mu\text{-circuits}$  of MIMOSIS allow for  $\sim$  0.5  $\mu s$  r.o.
  - $_{\circ}\,$  Anticipated power density  $\sim$  50–100 mW/cm  $^{2}\,$
  - $\circ~$  50 $\mu m$  thick EPI instead of 25  $\mu m$   $\Rightarrow~$  expect  $\sigma_{sp}$   $\simeq$  4  $\mu m$
  - Proto. of 32x504 pixels will be submitted to foundry in June together with final full size MIMOSIS prototype





### **Tracking Devices: Pixel Sensors (3/3)**

- Capacity of pixel sensors to provide PID:
  - $\ast\,$  if thinned to a few tens of  $\mu m$  , they cannot provide PID based on dE/dX
  - \* once pushed to their ultimate time resolution, they may provide TOF info allowing for PID, BUT:
    - PID is restricted to low momentum particles (few GeV/c)
    - fast sensors require complex circuitry  $\Rightarrow$  pixel dimensions  $\Rightarrow$  insufficient spatial resolution
    - sizeable power consumption  $\Rightarrow$  active cooling required  $\Rightarrow$  extra material budget

& geometrical acceptance restriction due to services (cooling system, cable ducts)

- Guidance for ILD accounting for recent progress in SC sensors:
  - \* SC sub-systems should complement tracking of TPC (essential for K/Pi separation)
  - \* focus on spatial resolution and material budget (including power saving); timing is not a critical issue: O(500 ns) within reach with  $< 100 \text{ mW/cm}^2$  (power pulsing ?)
  - \* very fast sensors may be more valuable in end-caps (outside of TPC geom. acc.)
  - \* if desired, introduce fast layers in minimal fraction of tracking sub-systems, typically in 2 layers:
  - ←→ outskirt of vertex detector and front of forward tracking and at large radius and end of forward tracking

### **Fast to Very Fast Pixel Devices**

• Typical goals for speedy read-outs: event separation or PID

1) Beam related constraints: HL-LHC pile-up interactions, CLIC BX separation,

signal/beam BG separation, ...  $\Rightarrow$  O(0.1–1) ns

2) PID based on TOF  $\Rightarrow$  < 50 ps required

- Contemporary detectors in construction:
  - \* NA-62 Gigatracker: upgrade  $\rightarrow$  2023
    - $_{\circ}$  hybrid pixels (300x300  $\mu m^2$ ) composing 3 stations of 6x3 cm $^2$  (0.5% X $_0$ ,  $\mu$ channel cooling)
    - time stamping: 200 ps with 10 TDCpix r.o. chips for 18,000 pixels
  - $_{*}\,$  CMS timing layer: End-gap disk of  $\sim$  4 m $^{2}\,$ 
    - time stamping goal: 30-50 ps/track based on LGAD pixels
    - $_{\circ}$  End-cap Timing Layer (ETL): LGAD pixels (1.3x1.3 mm<sup>2</sup>) with  $\simeq$  90% fill factor
    - 16x16 LGAD pads read out with one bump-bonded ETROC chip: 40 ps jitter, 1 W dissipation
- Where does fast timing serve ILD performances
- \* against beam BG overlap with physics final states: few 100 ns
- $\ast$  reduction of beam related back-scattered background: < 20 ns
- \* TOF (end-caps): few tens of ps !!!

### **Tracking Devices: Material Budget**

• Physics perfo. limited by material budget of **services & overlaps** of neighbouring modules/ladders





- Contribution of sensors to total material budget of vertex detector layer is modest: 15 - 30%
- Additionnal complications:
  - o double-sided layers: OK for innermost layer ?
  - $_{\circ}$  insensitive (side) part of ladders  $\Rightarrow$  overlapped ?
  - high magnetic field, etc.



## Major R&D Goal in Coming Years: Material Budget Reduction

• Physics perfo. limited by material budget of **services & overlaps** of neighbouring modules/ladders



- Contribution of sensors to total material budget of vertex detector layer is modest: 15 30%
- R&D objective beyond "classical" concepts:
  - Innermost layer: try stitched & curved CPS along goals of ALICE-ITS3, possibly with 65 nm process
  - Concept with minimised mechanical support

(e.g. using beam pipe) See Talk of M. Mager at Vertex-19, Lopud Island, Oct.'19



### Aiming at Improved Physics Performances w.r.t. State-of-the-Art

- Revisit globally usual vertex detector concepts in ordre to suppress its material budget and improve the spatial resolution toward the ambitionned 3  $\mu m$
- Join R&D effort of ALICE-ITS3 project, associated to W.P.-1.2 of CERN-EP R&D programme (despite some modest ambitioned performances: 5  $\mu m$  and 10  $\mu s$ )
- Unique occasion to develop stitched (curved) pixel sensors in a 65 nm technology (cost !) and a novel integration concept optimised for material budget suppression





→ Chips are glued onto cold plates with embedded Kapton that provide leakless water cooling.

- The cold plates are stiffened by a spaceframe that provides stiffness and position stability
- → To achieve the target precision all gluing stages are done in specially developed jigs

4

### WATCH THE CABLES ...

## **Outer Barrel Half Layers**



25







# ITS and its Supply and Readout Systems are **completed** at date

Undergoing commissioning (in the clean room) Transfer to the cavern over June, July and August 2020

20200302 COMPASS | ALPIDE Chip | gianluca.aglieri.rinella@cern.ch

from G. Aglieri - 2020

#### **ITS3 Layout** Forum on Tracking Detector Mechanics 2021 FPC End Wheel Chip FPC Periphery extension Half - Layer 2 Carbon wedge exoskeleton Half - Layer Carbon Half-ring Half - Layer 0 New beampipe Inner radius 16mm (18.2mm present) Thickness 0,5mm (0.8mm present) In order to get closer to the IP

novel vertex detector consisting of curved wafer-scale ultra-thin silicon sensors arranged in perfectly cylindrical layers, featuring an unprecedented low material budget per layer, with the innermost layer positioned at only 18 mm radial distance from the interaction point



R&D in HEP Carbon foam used as radiator in detector GAS cooling applications.
 Best compromise between thermal properties and low density. Radiator geometries optimisation to reduce pressure drop
 In Industry Carbon Lighter foams available from Aerospace.

#### **NEXT** First step toward working large sensor: Super-ALPIDE

Forum on Tracking Detector Mechanics 2021



#### CURVED SENSOR DEVELOPMENT BASED ON ASSEMBLY OF ALPIDE SENSORS

A Large Ion Collider Experiment

#### Super-ALPIDE mockup assembly - V2 Wire-bonding through exoskeleton





from ALICE-ITS3 - internal  $\Rightarrow$  **NOT TO COPY** 

ALICE | WP4 meeting | 14 April 2022 | Domenico Colella 16

 $\triangleright$  Extendable to MIMOSIS+ :  $\lesssim$  5  $\mu m$  – O(1  $\mu s$ ) – 2 Gbits/s





µITS3

from A. Kluge - VCI 2022



## **ITS3 specifications & layout**



#### Concept

- replace inner 3 layers of ITS2 with ITS3
- 280 mm long sensor ASICs
- out of 300 mm long stitched wafers
- 20-40 μm (0.02-0.04% X<sub>0</sub>)

- carbon foam rib to hold ASICs in place
- air cooling
- homogenous material distribution
- 6 sensor ASICs
  - 2 halves \* 3 layers







#### • Idea

- remove all but the silicon sensor ASIC and
- bend it around beam pipe

for increased performance and mechanical stability

#### Questions

- Can thin silicon be bent without breaking?
- Are bent silicon sensor ASICs functional?
- Can long, thinned silicon sensors be integrated without a heavy CF structure?
- Can the sensor be cooled with air only efficiently?
- Can a 280 mm long silicon sensor ASIC be produced?
- Can the sensors be connected without additional HDI?

22 February, 2022

13



A. Kluge

#### Bending wafer scale silicon





### DEVELOPING A NEW VERTEX DETECTOR CONCEPT VIA ITS-3



3-layer integration successful!

Magnus Mager (CERN) | ALICE ITS3 | CERN detector seminar | 24.09.2021 | 26

from ALICE-ITS3 - internal  $\Rightarrow$  **NOT TO COPY** 



## Wind tunnel cooling studies





### **Exploration of a 65 nm Imaging Technology**

- Motivations of the R&D:
  - \* Smaller feature size than 180 nm technology used for MIMOSIS
  - $\Rightarrow$  smaller pixels, more in-pixel functionnalities, less power consumption, faster readout, ...
  - \* Imaging technology available since  $\sim$  Spring 2020: includes stiching  $\Rightarrow$  multireticle sensors
  - \* R&D coordinated at CERN (ALICE-ITS3 & EP-div)
  - ITS3 goals: small pixels and very low material budget exploiting stitching for "supportless" detector layer
- Prototyping at IPHC for MLR1 (2020):
  - Design of "elementary" test structures with CERN
  - Design of 2 chips featuring arrays of 15x15 & 25x25 $\mu m^2$  pixels with rolling shutter readout & analog output
  - Grouped submission (MLR1) submitted to TowerJazz for fabrication during Winter-Spring 2020-21
  - Tests under way: detection performances are promising





# CE65 (IPHC): Exemplary <sup>55</sup>Fe spectra



Source follower sub matrix, optimised diode



See S. Bugiel, A. Dorokhov et al, VCI

from VCI-2022 - S. Bugiel et al.





46



- Tracks without hit in the DPTS
  - have 100% shadow over DPTS
- 166/166 tracks in DPTS1
- 162/162 tracks in DPTS2
- and even for both in coincidence 83/83 tracks
- 100% efficiency
- Excellent sensor/front-end performance already from first 65 nm prototype



from A. Kluge - VCI 2022

# MOSS Monolithic Stitched Sensor Prototype





#### Large sensor abutting identical but functionally independent sub-units

- Repeated Sensor Unit, Endcap Left, Endcap Right
- Stitching used to connect metal traces for power distribution and long range on-chip interconnect busses for control and data readout

On behalf of MOSS team

### ALICE-3 Concept: Which Guidance for ILD-2030 ?

- Full Si tracking concept based on large (stitched) bent CMOS sensors in TPSCo 65 nm technology to be installed during LHC-LS4 (2033-34)
- Sensor thickness  $\sim$  30  $\mu m$  (VD) 100  $\mu m$  (tracker)
- Epitaxial layer thickness  $\gtrsim$  8  $\mu m$  (signal  $\sim$  500 e $^-$ )
- Pixel pitch  $\simeq$  10  $\mu m$  (VD)  $\Rightarrow \sigma_{sp} \simeq$  2.5  $\mu m$  (tracker: 50  $\mu m$  pitch)
- $\Delta_t\gtrsim$  100 ns in nearly all layers
- Power  $\simeq$  70–100 mW/cm $^2$  (for 100 ns)
- Active cooling, e.g.  $\mu$ -channel or polyimide pipes  $\hookrightarrow$  synergies with LHCb, CERN-EP R&D, ECFA R&D)
- Mat. budget/layer  $\gtrsim$  0.1% (VD) to 1% (tracker) X $_0$
- 20 ps TOF layers (CMOS sensors, e.g. FASTPIX like), outside tracker (R=85 cm, beyond FW/BW disks) and outside VD (R=20 cm, after front BW/FW disks)
- PID (TOF):  $p_t(e^-) \lesssim$  0.5 GeV/c,  $p_t(\pi/K/p) \lesssim$  2 GeV/c
- Not considered here: VD (3 layers) inside BP (R=5mm) & RICH for PID



#### **MAPS FOIL: Embedded thin CMOS Pixel Sensors**

#### Chip embedding

- The idea is to embed chips into flexible printed circuit boards
- Interconnection is done by metallisation (like via plating in ordinary PCBs)
- The idea is not new, but:
  - it was not followed up much
  - we made some important progress recently



### CONCLUSIONS

- ILD DESIGN MAY INTEGRATE PROGRESS ON SC SENSORS & THEIR SERVICES (INCL. GEOMETRY)
- Scientific priorities for ILD (all  $E_{CM}$ ):
  - 1) few  $\mu m$  spatial resolution & suppressed mat. budget (power !) rather than r.o. speed
    - $\Rightarrow$  services are of prime importance & deserve substantial R&D  $\Rightarrow$  priority !
  - 2) very fast (few tens of ps) sensors may be added "soberly",
    - e.g. 1 layer behind VD or FW/BW disks & 1 layer outside trackers
    - $\Rightarrow$  evaluate added value (PID, BG rejection, ...) versus overhead in services resulting from syst. integration
- PRIVILEGED ENVIRONMENT FOR THE VXD R&D:
  - \* ALICE-ITS3 W.P.-3 & W.P.-4 (together with CERN-EP R&D W.P.-1.2)
  - \* Development of stitched (multi-reticle) CMOS pixel sensors  $\Rightarrow$  drastic mat. budget reduction expected
  - \* Exploration of 65 nm TPSCo process  $\Rightarrow$  low power, thin (bending), small pixels
  - $_{*}\,$  Should end up with a novel vertex detector taking data in  $\gtrsim$  5 yrs
- Privileged framework for large trackers: ALICE 3 project  $\rightarrow$  LHC-LS4 (2033-34)
  - \* Requirements for tracking sub-systems overlap those of ILD
  - \* Lettre of Intent: CERN-LHCC-2022-009 / LHCC-I-6038

#### **Vertex Detector Requirements: Spatial Resolution**

• Vertexing goal at FCCee:

\*  $\sigma_{\Delta} d_0 \leq 5 \oplus 10 - 15/p \cdot sin^{3/2} \theta \ \mu m$ 

- \* assume 3 double layers (R ranging from 17.5 to 60 mm)
- \*  $\sigma^{sp}_{R\phi,Z}$  = 3  $\mu m$
- \* 3 dble-layers with water cooling ( $\equiv$  ALICE-ITS2)
  - $\Rightarrow$  0.6 0.7 % X\_0/dble-layer
- Beam pipe of FCCee:
  - $_{*}\,$  dble-shell of Be with water cooling  $\equiv$  0.34 % X\_{0}
  - \* gold coting (5  $\mu m$ )  $\equiv$  0.15 % X<sub>0</sub>
- ILD VXD & beam pipe material budget:
  - \* VXD: 0.3 % X<sub>0</sub>/dble-layer with air cooling (possibility of power pulsing)
  - $_{*}\,$  BP: sgle-shell of Be with no cooling  $\equiv$  0.14 % X\_{0}
  - $\Rightarrow~$  b  $\simeq$  10 GeV  $\cdot \mu m$  instead of 15 GeV  $\cdot \mu m$





(a)  $d_0$  resolution

### Vertex Detector Requirements: Single Point Resolution (2/2)

• Impact of relaxed constraint on single point resolution: \*  $\sigma^{sp}_{R\phi,Z} = 3 \ \mu m$ 

 $\longrightarrow$  5 and 7  $\mu m$ 

 $_{*}$  dilutes  $\sigma(\Delta d_{0})$  by up to factor 2

- Impact of increased dble-layer material budget:
  - \* add 50 % to dble-layer material budget
  - \* impact is nearly marginal  $\Rightarrow$  impact < 1 GeV/c ? What if mat. budget would be twice less ?



(a)  $d_0$  resolution



#### **BELLE-II Potential Vertex Detector Upgrade**

# VXD Upgrade -Requirements

< 15 um
< (2x 0.2% + 4x 0.7%) X <sub>0</sub>
idiation environment
~ 120 MHz/cm <sup>2</sup>
~ 10 Mrad/year
$\sim 5.0 \times 10^{13}  n_{eq}/cm^2/year$

- Be prepared for a major interaction region redesign
  - Allow large safety factors against backgrounds
- Take advantage of technology development
- Possible performance
  improvements
  - Impact parameter and vertexing resolution
  - Tracking performance for low pT tracks
  - Lower trigger latency
  - L1 trigger capabilities



12

- Little overlap in sensor requirements: < (15  $\mu m$ , 100 ns, 200 mW/cm<sup>2</sup>)
- But: cooling system possibly relevant for FCCee vertex detector