

Developments and Trends in Silicon Pixel Detectors Potentially Improving the ILD Concept Performances

M.Winter / 17 May 2022

CONTENTS:

- **How to make ILD benefit from advances & perspectives in SC detectors**
 - Hierarchy among the requirements (when antagonistic)
 - Which frameworks are anticipated to be most appropriate to ILD
- **Pixel sensors:**
 - R&D on granular, thin and low power sensors \Rightarrow CMOS sensors (65 nm, 180 nm)
 - R&D on very fast and radiation tolerant sensors \Rightarrow LGAD and similar
- **Services and detector concept:**
 - ALICE-ITS3: attractive aspects of its R&D programme and perspectives (ALICE 3)
 - large surface, thin and bent CMOS pixel sensors
- **Summary & Outlook**

ECFA Detector R&D Roadmap for SC Devices

"Technical" Start Date of Facility (This means, where the dates are not known, the earliest technically feasible start date is indicated - such that detector R&D readiness is not the delaying factor)			< 2030					2030-2035					2035 - 2040		2040-2045		> 2045		
			Panda 2025	CBM 2025	NA62/Klever 2025	BelleII 2026	ALICE LS3 ¹⁾	ALICE 3	LHCb (≥LS4) ¹⁾	ATLAS/CMS (≥LS4) ¹⁾	EIC	LHeC	ILC ²⁾	FCC-ee	CLIC ³⁾	FCC-hh	FCC-dh	Muon Collider	
Vertex Detector ³⁾	MAPS Planar/3D/Passive CMOS LGADs	DRDT 3.1 DRDT 3.4	Position precision σ_{hit} (μm)		≈ 5		≲ 5	≈ 3	≲ 3	≲ 10	≲ 15	≲ 3	≈ 3	≲ 3	≲ 3	≈ 7	≈ 5	≲ 5	
			X/ X_0 (%/layer)	≲ 0.1	≈ 0.5	≈ 0.5	≲ 0.1	≈ 0.05	≈ 0.05	≈ 1		≈ 0.05	≲ 0.1	≈ 0.05	≈ 0.05	≲ 0.2	≈ 1	≲ 0.1	≲ 0.2
		Power (mW/cm ²)		≈ 60			≈ 20	≈ 20			≈ 20		≈ 20	≈ 20	≈ 50				
		Rates (GHz/cm ²)		≈ 0.1	≈ 1	≲ 0.1		≲ 0.1	≈ 6		≲ 0.1	≈ 0.1	≈ 0.1	≈ 0.05	≈ 0.05	≈ 5	≈ 30	≈ 0.1	
		Wafers area (") ⁴⁾					12	12			12			12	12	12			12
		DRDT 3.2	Timing precision σ_t (ns) ³⁾	10		≲ 0.05	100		25	≲ 0.05	≲ 0.05	25	25	500	25	≈ 5	≲ 0.02	25	≲ 0.02
Tracker ⁶⁾	MAPS Planar/3D/Passive CMOS LGADs	DRDT 3.1 DRDT 3.4	Position precision σ_{hit} (μm)					≈ 6	≈ 5			≈ 6	≈ 6	≈ 6	≈ 6	≈ 7	≈ 10	≈ 6	
			X/ X_0 (%/layer)					≈ 1	≈ 1			≈ 1	≈ 1	≈ 1	≈ 1	≈ 1	≲ 2	≈ 1	
		Power (mW/cm ²)						≲ 100	≈ 100			≲ 100		≲ 100	≲ 100	≲ 150			
		Rates (GHz/cm ²)							≈ 0.16										
		Wafers area (") ⁴⁾						12				12	12	12	12	12	12		12
		DRDT 3.2	Timing precision σ_t (ns) ³⁾					25	≲ 25			25	25	≲ 0.1	≲ 0.1	≲ 0.1	≲ 0.02	25	≲ 0.02
DRDT 3.3	Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²)							≈ 0.3							≲ 1				
	Radiation tolerance TID (Grad)							≈ 0.25							≲ 1				
Calorimeter ⁷⁾	MAPS Planar/3D/Passive CMOS/LGADs	DRDT 3.2	Timing precision σ_t (ns) ³⁾									≲ 0.05	≲ 0.05	≲ 0.05	≲ 0.02		≲ 0.02		
		DRDT 3.3	Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²)													≈ 10 ²			
Time of Flight ⁸⁾	MAPS Planar/3D/Passive CMOS/LGADs	DRDT 3.2	Timing precision σ_t (ns) ³⁾				≈ 0.02			≲ 0.02	≈ 0.02	≈ 0.02		≲ 0.01		≈ 0.01	≈ 0.02		
		DRDT 3.3	Radiation tolerance NIEL ($\times 10^{16}$ neq/cm ²)													≈ 10 ²			
			Radiation tolerance TID (Grad)												≈ 30				

Tracking Devices: Pixel Sensors (1/3)

- **Why are semi-conductor detectors attractive ?**

- * they can be very precise: $O(1) \mu m$
- * they can be very fast: $O(10) ps$

- **However:**

- * they cannot be simultaneously very precise and very fast
- * power consumption of very fast sensors tends to be very high ($\gtrsim 1-10 W/cm^2$)
- * need of hierarchy among requirements driven by physics and those imposed by running conditions
- * priorities are different for HL-LHC, CLIC, FCCee (CEPC ?), ILC due to different running conditions
 - \Rightarrow Sensor R&D goals are different

- **They can be very thin:**

- * very low material budget: $\lesssim 50 \mu m$ ($0.05\% X_0 / hit$) \simeq twice larger average material/TPC hit
 - IF one neglects the material budget of SC sub-system services !
- * possibility to bent and shape like "roman tiles"
 - \Rightarrow minimise impact of overlap between neighbouring modules and of mechanical support

Tracking Devices: Pixel Sensors (2/3)

- **Single point resolution:** σ_{sp}
 - * $\sigma_{sp} \simeq$ few μm achievable, with some overhead below $\sim 5 \mu m$
 - * $\sigma_{sp} \lesssim 5 \mu m \times 5 \mu m$ (typically $\lesssim 25\text{-}30 \mu m$ pitch), tends to limit in-pixel circuitry (VFE data processing)
 - \Rightarrow time resolution and hit rate handling capacity impacted
 - * Alternative approaches for σ_{sp} :
 - small pixels with binary charge encoding (\equiv discri. threshold YES/NO)
 - larger pixels with VFE charge determination μ -circuitry (TOT, ADC)
- **Time stamping:** Δ_t
 - * $\Delta_t \lesssim 100 ps$ achievable with complex VFE circuitry
 - * Several drawbacks:
 - power consumption can be very high ($\gtrsim 1\text{-}10 W/cm^2$)
 - in-pixel circuitry (TDC) requires sizeable (e.g. thick) pixels
 - possibly: dead time, fill factor $< 100\%$ (LGAD, SiPM)
- **Two classes of Semi-Conducting pixel sensors (incl. strixels):**
 - * privileging spatial resolution: CMOS pixel sensors, Sol sensors, FPCCD, DEPFET, ...
 - AND aiming at improved time resolution (& sometimes radiation tolerance)
 - * privileging time resolution & radiation hardness: LGAD, CMOS, SiGe, Hybrid, ...
 - AND aiming at improved spatial resolution (smaller pixels) & power saving




Example of Trade-Off: MIMOSIS

- **MIMOSIS Pixel Sensor (180 nm CMOS process):**

- * 1024x504 pixels ($27 \times 30 \mu m^2$) covering 4.2 cm^2
- * VFE \equiv ALPIDE, adapted to $O(10^2)$ MHz/cm² hit density
- * introduction of AC-coupled pixels (sensing node bias)
- * 2 Gbits/s data transmission frequency
- * read-out in $5 \mu s$ with $\lesssim 70 \text{ mW/cm}^2$ power density
- * tested (2021-22) on beam at DESY & CERN-SPS

- **Extension to PSIRA:**

- VFE μ -circuits of MIMOSIS allow for $\sim 0.5 \mu s$ r.o.
- Anticipated power density $\sim 50\text{--}100 \text{ mW/cm}^2$
- $50 \mu m$ thick EPI instead of $25 \mu m \Rightarrow$ expect $\sigma_{sp} \simeq 4 \mu m$
- Proto. of 32×504 pixels will be submitted to foundry in June together with final full size MIMOSIS prototype



Tracking Devices: Pixel Sensors (3/3)

- **Capacity of pixel sensors to provide PID:**

- ✧ if thinned to a few tens of μm , they cannot provide PID based on dE/dX
- ✧ once pushed to their ultimate time resolution, they may provide TOF info allowing for PID, BUT:
 - PID is restricted to low momentum particles (few GeV/c)
 - fast sensors require complex circuitry \Rightarrow pixel dimensions \Rightarrow insufficient spatial resolution
 - sizeable power consumption \Rightarrow active cooling required \Rightarrow extra material budget
& geometrical acceptance restriction due to services (cooling system, cable ducts)

- **Guidance for ILD accounting for recent progress in SC sensors:**



- ✧ SC sub-systems should complement tracking of TPC (essential for K/Pi separation)
- ✧ focus on spatial resolution and material budget (including power saving);
timing is not a critical issue: $O(500 \text{ ns})$ within reach with $< 100 \text{ mW/cm}^2$ (power pulsing ?)
- ✧ very fast sensors may be more valuable in end-caps (outside of TPC geom. acc.)
- ✧ if desired, introduce fast layers in minimal fraction of tracking sub-systems, typically in 2 layers:
 - \hookrightarrow outskirts of vertex detector and front of forward tracking and at large radius and end of forward tracking

Fast to Very Fast Pixel Devices



- Typical goals for speedy read-outs: event separation or PID
 - 1) Beam related constraints: HL-LHC pile-up interactions, CLIC BX separation, signal/beam BG separation, ... \Rightarrow $O(0.1-1)$ ns
 - 2) PID based on TOF \Rightarrow < 50 ps required
- Contemporary detectors in construction:
 - * NA-62 Gigatracker: upgrade \rightarrow 2023
 - hybrid pixels ($300 \times 300 \mu m^2$) composing 3 stations of 6×3 cm² (0.5% X_0 , μ channel cooling)
 - time stamping: 200 ps with 10 TDCpix r.o. chips for 18,000 pixels
 - * CMS timing layer: End-gap disk of ~ 4 m²
 - time stamping goal: 30-50 ps/track based on LGAD pixels
 - End-cap Timing Layer (ETL): LGAD pixels (1.3×1.3 mm²) with $\simeq 90\%$ fill factor
 - 16×16 LGAD pads read out with one bump-bonded ETROC chip: 40 ps jitter, 1 W dissipation
- Where does fast timing serve ILD performances
 - * against beam BG overlap with physics final states: few 100 ns
 - * reduction of beam related back-scattered background: < 20 ns
 - * TOF (end-caps): few tens of ps !!!

Tracking Devices: Material Budget

- Physics perfo. limited by material budget of **services & overlaps** of neighbouring modules/ladders




BELLE-II PXD



- Flex Printed Circuit (22%)
 - Glue (5%)
 - Carbon Structure (33%)
 - Water (13%)
 - Cooling pipes wall (2%)
 - Pixel Chip (26%)
- Mean $X/X_0 = 0.282\%$



ALICE-ITS

- Contribution of sensors to total material budget of vertex detector layer is modest: 15 - 30%
- Additional complications:**
 - double-sided layers: OK for innermost layer ?
 - insensitive (side) part of ladders \Rightarrow overlapped ?
 - high magnetic field, etc.






Major R&D Goal in Coming Years: Material Budget Reduction

- Physics perfo. limited by material budget of **services & overlaps** of neighbouring modules/ladders



BELLE-II PXD




ALICE-ITS

- Contribution of sensors to total material budget of vertex detector layer is modest: 15 - 30%

- R&D objective beyond "classical" concepts:**



- Innermost layer: try stitched & curved CPS along goals of ALICE-ITS3, possibly with 65 nm process
- Concept with minimised mechanical support

(e.g. using beam pipe) See Talk of M. Mager at Vertex-19, Lopud Island, Oct.'19





Aiming at Improved Physics Performances w.r.t. State-of-the-Art

- Revisit globally usual vertex detector concepts in order to suppress its material budget and improve the spatial resolution toward the ambitioned $3 \mu m$
- **Join R&D effort of ALICE-ITS3 project**, associated to W.P.-1.2 of CERN-EP R&D programme (despite some modest ambitioned performances: $5 \mu m$ and $10 \mu s$)
- Unique occasion to develop stitched (curved) pixel sensors in a 65 nm technology (cost !) and a novel integration concept optimised for material budget suppression






Spaceframe & Cold Plates

IB Produced > 300 units @ CERN OB



- Chips are glued onto cold plates with embedded Kapton that provide leakless water cooling.
- The cold plates are stiffened by a spaceframe that provides stiffness and position stability
- To achieve the target precision all gluing stages are done in specially developed jigs

Outer Barrel Half Layers




ITS and its Supply and Readout Systems are **completed** at date

Undergoing **commissioning** (in the clean room)
Transfer to the cavern over June, July and August
2020

ITS3 Layout

Forum on Tracking Detector Mechanics 2021



→ novel vertex detector consisting of curved wafer-scale ultra-thin silicon sensors arranged in perfectly cylindrical layers, featuring an unprecedented low material budget per layer, with the innermost layer positioned at only 18 mm radial distance from the interaction point

from C. Caruglio - 2021

ITS3 CARBON FOAM

Liquid Cooling
Graphite foam used as conductive media between Titanium pipe and sensor

R&D
Air Flow
Graphite foam used as heat radiators in Gas cooling solution

wedge (structural)
half-ring (thermal)
Convective heat transfer enhancement allowing air to flow across the foam bonded to the chip sensor

Periphery (where most of the heat is dissipated)

Low density
ERG DUOCEL_AR
0.06 kg/dm³
0.033 W/m·K

High thermal conduction
ALLCOMP_HD
0.45-0.68 kg/dm³
85-170 W/m·K

Used as support (wedge)
~710 cm X0

Used as heat radiator (half-ring)

Several carbon foam have been considered, here shown foams at the extremes (lighter/ better thermal conductivity)

→ **R&D in HEP** Carbon foam used as radiator in detector GAS cooling applications.

Best compromise between thermal properties and low density. Radiator geometries optimisation to reduce pressure drop


→ **In Industry Carbon** Lighter foams available from Aerospace.

NEXT First step toward working large sensor: Super-ALPIDE

Forum on Tracking Detector Mechanics 2021




FPC (temporary approach)



Super-ALPIDE

Non stitched, it will require an FPC that will envelope the sensor and will be connected through wire bonds



CAD scheme with super-ALPIDE chip

22

→ **R&D in HEP** Material reduction in front of sensors will be pursued by investigating new sensors technologies and air cooling.

from C. Caruglio - 2021

CURVED SENSOR DEVELOPMENT BASED ON ASSEMBLY OF ALPIDE SENSORS

A Large Ion Collider Experiment



Super-ALPIDE mockup assembly - V2 Wire-bonding through exoskeleton




from ALICE-ITS3 - internal \Rightarrow NOT TO COPY



ALICE | WP4 meeting | 14 April 2022 | Domenico Colella

16

▷ Extendable to MIMOSIS+ : $\lesssim 5 \mu\text{m} - \text{O}(1 \mu\text{s}) - 2 \text{ Gbits/s}$



Cu target in the center
expect to see 120 GeV proton/ π -Cu collisions




- **Concept**

- **replace inner 3 layers of ITS2 with ITS3**
- 280 mm long sensor ASICs
- out of 300 mm long stitched wafers
- 20-40 μm (0.02-0.04% X_0)
- bent shape with radius 18/24/30 mm

- carbon foam rib to hold ASICs in place
- air cooling
- homogenous material distribution

- **6 sensor ASICs**

- **2 halves * 3 layers**




● Idea

- **remove all but the silicon sensor ASIC and**
- **bend it around beam pipe**

for increased performance and mechanical stability

● Questions

- **Can thin silicon be bent without breaking?**
- **Are bent silicon sensor ASICs functional?**
- **Can long, thinned silicon sensors be integrated without a heavy CF structure?**
- **Can the sensor be cooled with air only efficiently?**
- **Can a 280 mm long silicon sensor ASIC be produced?**
- **Can the sensors be connected without additional HDI?**



A. Kluge

from A. Kluge - VCI 2022


Layer assembly




Layer 2



Layers 2+1




Layers 2+1+0




3-layer integration successful!

● Tests with model and heaters


- Different power & air speed
- Carbon foam radiator are key for heat removal at periphery
- L1 and L2 DT < 10° C
for gas flow > 6m/sec and PW 900mW/cm²
- L0 has larger temperature DT to air
further optimization on L0
Carbon foam layout
- Power density concentrated on 2.5 mm periphery



$DT = T_{periphery} - T_{air_in}$ Vs Airspeed Matrix 20mW/cm²



Periphery 900mW/cm²





Exploration of a 65 nm Imaging Technology

● Motivations of the R&D:

- ✳ Smaller feature size than 180 nm technology used for MIMOSIS
⇒ smaller pixels, more in-pixel functionalities, less power consumption, faster readout, ...
- ✳ Imaging technology available since ~ Spring 2020: includes stitching ⇒ multireticle sensors
- ✳ R&D coordinated at CERN (ALICE-ITS3 & EP-div)
- ✳ ITS3 goals: small pixels and very low material budget exploiting stitching for "supportless" detector layer

● Prototyping at IPHC for MLR1 (2020):

- Design of "elementary" test structures with CERN
- Design of 2 chips featuring arrays of 15×15 & $25 \times 25 \mu m^2$ pixels with rolling shutter readout & analog output
- Grouped submission (MLR1) submitted to TowerJazz for fabrication during Winter-Spring 2020-21
- Tests under way: detection performances are promising



Variants A/B/C

64×32

15 μm pitch

Variant D

48×32


25 μm pitch




CE65 (IPHC): Exemplary ^{55}Fe spectra

Source follower sub matrix, optimised diode


SINGLE PIXEL CLUSTERS SPECTRUM
FROM ONE PIXEL



SINGLE PIXEL CLUSTERS SPECTRUM
FOR WHOLE SF SUB-MATRIX




CALIBRATION FIT




See S. Bugiel, A. Dorokhov et al, VCI


from VCI-2022 - S. Bugiel et al.



- Tracks without hit in the DPTS
 - have 100% shadow over DPTS
- 166/166 tracks in DPTS1
- 162/162 tracks in DPTS2
- and even for both in coincidence 83/83 tracks
- 100% efficiency
- Excellent sensor/front-end performance already from first 65 nm prototype




- Next big milestone in sensor design: stitching
- Design activity in full swing
 - Stitching used to connect metal traces for **power distribution** and **long range on-chip interconnect busses for control and data readout**





MOSS Monolithic Stitched Sensor Prototype




Primary Goals
Learn Stitching to make a particle detector
Interconnect power and signals on wafer scale design
Learn about yield and DFM
Study power, leakage, spread, noise, speed

- Large sensor abutting identical but functionally independent sub-units
 - Repeated Sensor Unit, Endcap Left, Endcap Right
 - Stitching used to connect metal traces for **power distribution** and **long range on-chip interconnect busses** for control and data readout

On behalf of MOSS team

ALICE-3 Concept: Which Guidance for ILD-2030 ?

- Full Si tracking concept based on large (stitched) bent CMOS sensors in TPSCo 65 nm technology to be installed during LHC-LS4 (2033-34)
- Sensor thickness $\sim 30 \mu\text{m}$ (VD) - $100 \mu\text{m}$ (tracker)
- Epitaxial layer thickness $\gtrsim 8 \mu\text{m}$ (signal $\sim 500 e^-$)
- Pixel pitch $\simeq 10 \mu\text{m}$ (VD) $\Rightarrow \sigma_{sp} \simeq 2.5 \mu\text{m}$
(tracker: $50 \mu\text{m}$ pitch)
- $\Delta_t \gtrsim 100 \text{ ns}$ in nearly all layers
- Power $\simeq 70\text{--}100 \text{ mW/cm}^2$ (for 100 ns)
- Active cooling, e.g. μ -channel or polyimide pipes
→ synergies with LHCb, CERN-EP R&D, ECFA R&D)
- Mat. budget/layer $\gtrsim 0.1\%$ (VD) to 1% (tracker) X_0
- 20 ps TOF layers (CMOS sensors, e.g. FASTPIX like),
outside tracker ($R=85 \text{ cm}$, beyond FW/BW disks) and outside VD ($R=20 \text{ cm}$, after front BW/FW disks)
- PID (TOF): $p_t(e^-) \lesssim 0.5 \text{ GeV}/c$, $p_t(\pi/K/p) \lesssim 2 \text{ GeV}/c$
- Not considered here: VD (3 layers) inside BP ($R=5\text{mm}$) & RICH for PID



Chip embedding

- ▶ The idea is to embed chips into flexible printed circuit boards
- ▶ Interconnection is done by metallisation (like via plating in ordinary PCBs)
- ▶ The idea is not new, but:
 - it was not followed up much
 - we made some important progress recently

[Dulinski, FEE-2014]

[Di Mauro, ITS2 WP4]

[SERVIETTE]

Novel approach for ultra thin sensor packaging:
 use of a "standard" flex PCB process for chip embedding in plastic foils
 The goal: < 0.1 % of X_0 per sensor layer (large area ladder, all included)

Embedding principle

- Gluing between two kapton foils
- Opening vias using lithography
- Metallization: Al (5-10 μm)
Lithography to pattern metal
- Gluing of another kapton foil for deposition of second metal layer

No wire bonding, excellent mechanical chip protection

Chips embedding

- Option proposed by R. De Oliveira
- No soldering needed, contacts are implemented by the standard metallization process
- Flex and chips are kept flat by a thick (1-2 mm) Cu support plate (not shown here) removed at the end after mounting on C-fiber
- Single chip test OK, first 9 chips assembly on-going (metrology after step 1)

3 SERVIETTE project

Figure 6: Sketch of the two SERVIETTE prototypes. On the left, the 2010 prototype equipped with 1 analogue output MIMOSA-18 sensor. On the right, the 2011 prototype with 3 binary output MIMOSA-26 sensors with indication of some metal traces.

LCWS/ILC2010


CONCLUSIONS

- ILD DESIGN MAY INTEGRATE PROGRESS ON SC SENSORS & THEIR SERVICES (INCL. GEOMETRY)
- SCIENTIFIC PRIORITIES FOR ILD (ALL E_{CM}):
 - 1) few μm spatial resolution & suppressed mat. budget (power !) rather than r.o. speed
 - \Rightarrow services are of prime importance & deserve substantial R&D \Rightarrow priority !
 - 2) very fast (few tens of ps) sensors may be added "soberly",
 - e.g. 1 layer behind VD or FW/BW disks & 1 layer outside trackers
 - \Rightarrow evaluate added value (PID, BG rejection, ...) versus overhead in services resulting from syst. integration
- PRIVILEGED ENVIRONMENT FOR THE VXD R&D:
 - * ALICE-ITS3 W.P.-3 & W.P.-4 (together with CERN-EP R&D W.P.-1.2)
 - * Development of stitched (multi-reticle) CMOS pixel sensors \Rightarrow drastic mat. budget reduction expected
 - * Exploration of 65 nm TPSCo process \Rightarrow low power, thin (bending), small pixels
 - * Should end up with a novel vertex detector taking data in \gtrsim 5 yrs
- PRIVILEGED FRAMEWORK FOR LARGE TRACKERS: ALICE 3 PROJECT \rightsquigarrow LHC-LS4 (2033-34)
 - * Requirements for tracking sub-systems overlap those of ILD
 - * Lettre of Intent: CERN-LHCC-2022-009 / LHCC-I-6038

Vertex Detector Requirements: Spatial Resolution

● Vertexing goal at FCCee:

- * $\sigma_{\Delta} d_0 \leq 5 \oplus 10 - 15/p \cdot \sin^{3/2}\theta \text{ } \mu\text{m}$
 - * assume 3 double layers (R ranging from 17.5 to 60 mm)
 - * $\sigma_{R\phi,Z}^{sp} = 3 \text{ } \mu\text{m}$
 - * 3 dble-layers with water cooling (\equiv ALICE-ITS2)
- \Rightarrow 0.6 - 0.7 % X_0 /dble-layer




● Beam pipe of FCCee:

- * dble-shell of Be with water cooling \equiv 0.34 % X_0
- * gold coating ($5 \text{ } \mu\text{m}$) \equiv 0.15 % X_0

● ILD VXD & beam pipe material budget:

- * VXD: 0.3 % X_0 /dble-layer with air cooling
(possibility of power pulsing)
 - * BP: sgle-shell of Be with no cooling \equiv 0.14 % X_0
- \Rightarrow $b \simeq 10 \text{ GeV} \cdot \mu\text{m}$ instead of $15 \text{ GeV} \cdot \mu\text{m}$



(a) d_0 resolution



Vertex Detector Requirements: Single Point Resolution (2/2)

- Impact of relaxed constraint on single point resolution:

- * $\sigma_{R\phi,Z}^{sp} = 3 \mu m$
 $\longrightarrow 5 \text{ and } 7 \mu m$
- * dilutes $\sigma(\Delta d_0)$ by up to factor 2


- Impact of increased dble-layer material budget:

- * add 50 % to dble-layer material budget
- * impact is nearly marginal \Rightarrow impact $< 1 \text{ GeV}/c$?
 What if mat. budget would be twice less ?



(a) d_0 resolution

ALPIDE Position resolution and cluster size



VXD Upgrade -Requirements

Radius range: R	14 – 135 mm (**)
Tracking & Vertexing performance at least as good as current VXD	
Single point resolution(*)	< 15 μm
Total material budget	< (2x 0.2% + 4x 0.7%) X_0
Robustness against radiation environment	
Hit rate(*)	$\sim 120 \text{ MHz/cm}^2$
Total Ionizing Dose(*)	$\sim 10 \text{ Mrad/year}$
NIEL fluence(*)	$\sim 5.0 \times 10^{13} n_{\text{eq}}/\text{cm}^2/\text{year}$

(*) requirement for the innermost layer (R=14mm)

(**) Optionally, we may include also the CDC inner region (135<R<240mm)

- Be prepared for a major interaction region redesign
 - Allow large safety factors against backgrounds
- Take advantage of technology development
- Possible performance improvements
 - Impact parameter and vertexing resolution
 - Tracking performance for low p_T tracks
 - Lower trigger latency
 - L1 trigger capabilities



Feb 23, 2022

F.Forti - Belle II Upgrades



12



- Little overlap in sensor requirements: $< (15 \mu\text{m}, 100 \text{ ns}, 200 \text{ mW/cm}^2)$
- **But:** cooling system possibly relevant for FCCee vertex detector